Loading...
1/*
2 * Copyright (C) 2016 Intel. All rights reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms and conditions of the GNU General Public License,
6 * version 2, as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope it will be useful, but WITHOUT
9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11 * more details.
12 *
13 * You should have received a copy of the GNU General Public License along with
14 * this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16
17/dts-v1/;
18#include "socfpga_arria10_socdk.dtsi"
19
20&qspi {
21 status = "okay";
22
23 flash0: n25q00@0 {
24 #address-cells = <1>;
25 #size-cells = <1>;
26 compatible = "n25q00aa";
27 reg = <0>;
28 spi-max-frequency = <100000000>;
29
30 m25p,fast-read;
31 cdns,page-size = <256>;
32 cdns,block-size = <16>;
33 cdns,read-delay = <4>;
34 cdns,tshsl-ns = <50>;
35 cdns,tsd2d-ns = <50>;
36 cdns,tchsh-ns = <4>;
37 cdns,tslch-ns = <4>;
38
39 partition@qspi-boot {
40 label = "Boot and fpga data";
41 reg = <0x0 0x2720000>;
42 };
43
44 partition@qspi-rootfs {
45 label = "Root Filesystem - JFFS2";
46 reg = <0x2720000 0x58E0000>;
47 };
48 };
49};
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2016 Intel. All rights reserved.
4 */
5
6/dts-v1/;
7#include "socfpga_arria10_socdk.dtsi"
8
9&qspi {
10 status = "okay";
11
12 flash0: flash@0 {
13 #address-cells = <1>;
14 #size-cells = <1>;
15 compatible = "micron,mt25qu02g", "jedec,spi-nor";
16 reg = <0>;
17 spi-max-frequency = <100000000>;
18
19 m25p,fast-read;
20 cdns,page-size = <256>;
21 cdns,block-size = <16>;
22 cdns,read-delay = <3>;
23 cdns,tshsl-ns = <50>;
24 cdns,tsd2d-ns = <50>;
25 cdns,tchsh-ns = <4>;
26 cdns,tslch-ns = <4>;
27
28 partition@qspi-boot {
29 label = "Boot and fpga data";
30 reg = <0x0 0x2720000>;
31 };
32
33 partition@qspi-rootfs {
34 label = "Root Filesystem - JFFS2";
35 reg = <0x2720000 0x58E0000>;
36 };
37 };
38};