Loading...
1/*
2 * Copyright (C) 2017 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8
9#include <dt-bindings/gpio/gpio.h>
10#include <dt-bindings/clk/ti-dra7-atl.h>
11#include <dt-bindings/input/input.h>
12
13/ {
14 chosen {
15 stdout-path = &uart1;
16 };
17
18 extcon_usb1: extcon_usb1 {
19 compatible = "linux,extcon-usb-gpio";
20 id-gpio = <&pcf_gpio_21 1 GPIO_ACTIVE_HIGH>;
21 };
22
23 sound0: sound0 {
24 compatible = "simple-audio-card";
25 simple-audio-card,name = "DRA7xx-EVM";
26 simple-audio-card,widgets =
27 "Headphone", "Headphone Jack",
28 "Line", "Line Out",
29 "Microphone", "Mic Jack",
30 "Line", "Line In";
31 simple-audio-card,routing =
32 "Headphone Jack", "HPLOUT",
33 "Headphone Jack", "HPROUT",
34 "Line Out", "LLOUT",
35 "Line Out", "RLOUT",
36 "MIC3L", "Mic Jack",
37 "MIC3R", "Mic Jack",
38 "Mic Jack", "Mic Bias",
39 "LINE1L", "Line In",
40 "LINE1R", "Line In";
41 simple-audio-card,format = "dsp_b";
42 simple-audio-card,bitclock-master = <&sound0_master>;
43 simple-audio-card,frame-master = <&sound0_master>;
44 simple-audio-card,bitclock-inversion;
45
46 sound0_master: simple-audio-card,cpu {
47 sound-dai = <&mcasp3>;
48 system-clock-frequency = <5644800>;
49 };
50
51 simple-audio-card,codec {
52 sound-dai = <&tlv320aic3106>;
53 clocks = <&atl_clkin2_ck>;
54 };
55 };
56
57 leds {
58 compatible = "gpio-leds";
59 led0 {
60 label = "dra7:usr1";
61 gpios = <&pcf_lcd 4 GPIO_ACTIVE_LOW>;
62 default-state = "off";
63 };
64
65 led1 {
66 label = "dra7:usr2";
67 gpios = <&pcf_lcd 5 GPIO_ACTIVE_LOW>;
68 default-state = "off";
69 };
70
71 led2 {
72 label = "dra7:usr3";
73 gpios = <&pcf_lcd 6 GPIO_ACTIVE_LOW>;
74 default-state = "off";
75 };
76
77 led3 {
78 label = "dra7:usr4";
79 gpios = <&pcf_lcd 7 GPIO_ACTIVE_LOW>;
80 default-state = "off";
81 };
82 };
83
84 gpio_keys {
85 compatible = "gpio-keys";
86 #address-cells = <1>;
87 #size-cells = <0>;
88 autorepeat;
89
90 USER1 {
91 label = "btnUser1";
92 linux,code = <BTN_0>;
93 gpios = <&pcf_lcd 2 GPIO_ACTIVE_LOW>;
94 };
95
96 USER2 {
97 label = "btnUser2";
98 linux,code = <BTN_1>;
99 gpios = <&pcf_lcd 3 GPIO_ACTIVE_LOW>;
100 };
101 };
102};
103
104&i2c3 {
105 status = "okay";
106 clock-frequency = <400000>;
107};
108
109&mcspi1 {
110 status = "okay";
111};
112
113&mcspi2 {
114 status = "okay";
115};
116
117&uart1 {
118 status = "okay";
119 interrupts-extended = <&crossbar_mpu GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
120 <&dra7_pmx_core 0x3e0>;
121};
122
123&uart2 {
124 status = "okay";
125};
126
127&uart3 {
128 status = "okay";
129};
130
131&qspi {
132 status = "okay";
133
134 spi-max-frequency = <76800000>;
135 m25p80@0 {
136 compatible = "s25fl256s1";
137 spi-max-frequency = <76800000>;
138 reg = <0>;
139 spi-tx-bus-width = <1>;
140 spi-rx-bus-width = <4>;
141 #address-cells = <1>;
142 #size-cells = <1>;
143
144 /* MTD partition table.
145 * The ROM checks the first four physical blocks
146 * for a valid file to boot and the flash here is
147 * 64KiB block size.
148 */
149 partition@0 {
150 label = "QSPI.SPL";
151 reg = <0x00000000 0x000010000>;
152 };
153 partition@1 {
154 label = "QSPI.SPL.backup1";
155 reg = <0x00010000 0x00010000>;
156 };
157 partition@2 {
158 label = "QSPI.SPL.backup2";
159 reg = <0x00020000 0x00010000>;
160 };
161 partition@3 {
162 label = "QSPI.SPL.backup3";
163 reg = <0x00030000 0x00010000>;
164 };
165 partition@4 {
166 label = "QSPI.u-boot";
167 reg = <0x00040000 0x00100000>;
168 };
169 partition@5 {
170 label = "QSPI.u-boot-spl-os";
171 reg = <0x00140000 0x00080000>;
172 };
173 partition@6 {
174 label = "QSPI.u-boot-env";
175 reg = <0x001c0000 0x00010000>;
176 };
177 partition@7 {
178 label = "QSPI.u-boot-env.backup1";
179 reg = <0x001d0000 0x0010000>;
180 };
181 partition@8 {
182 label = "QSPI.kernel";
183 reg = <0x001e0000 0x0800000>;
184 };
185 partition@9 {
186 label = "QSPI.file-system";
187 reg = <0x009e0000 0x01620000>;
188 };
189 };
190};
191
192&omap_dwc3_1 {
193 extcon = <&extcon_usb1>;
194};
195
196&usb1 {
197 dr_mode = "otg";
198 extcon = <&extcon_usb1>;
199};
200
201&usb2 {
202 dr_mode = "host";
203};
204
205&atl {
206 assigned-clocks = <&abe_dpll_sys_clk_mux>,
207 <&atl_clkctrl DRA7_ATL_CLKCTRL 26>,
208 <&dpll_abe_ck>,
209 <&dpll_abe_m2x2_ck>,
210 <&atl_clkin2_ck>;
211 assigned-clock-parents = <&sys_clkin2>, <&dpll_abe_m2_ck>;
212 assigned-clock-rates = <0>, <0>, <180633600>, <361267200>, <5644800>;
213
214 status = "okay";
215
216 atl2 {
217 bws = <DRA7_ATL_WS_MCASP2_FSX>;
218 aws = <DRA7_ATL_WS_MCASP3_FSX>;
219 };
220};
221
222&mcasp3 {
223 #sound-dai-cells = <0>;
224
225 assigned-clocks = <&l4per_clkctrl DRA7_MCASP3_CLKCTRL 24>;
226 assigned-clock-parents = <&atl_clkin2_ck>;
227
228 status = "okay";
229
230 op-mode = <0>; /* MCASP_IIS_MODE */
231 tdm-slots = <2>;
232 /* 4 serializer */
233 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
234 1 2 0 0
235 >;
236 tx-num-evt = <32>;
237 rx-num-evt = <32>;
238};
239
240&mailbox5 {
241 status = "okay";
242 mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {
243 status = "okay";
244 };
245 mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {
246 status = "okay";
247 };
248};
249
250&mailbox6 {
251 status = "okay";
252 mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {
253 status = "okay";
254 };
255 mbox_dsp2_ipc3x: mbox_dsp2_ipc3x {
256 status = "okay";
257 };
258};
259
260&pcie1_rc {
261 status = "okay";
262};
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2017 Texas Instruments Incorporated - https://www.ti.com/
4 */
5
6#include "dra74-ipu-dsp-common.dtsi"
7#include <dt-bindings/gpio/gpio.h>
8#include <dt-bindings/clock/ti-dra7-atl.h>
9#include <dt-bindings/input/input.h>
10
11/ {
12 chosen {
13 stdout-path = &uart1;
14 };
15
16 extcon_usb1: extcon_usb1 {
17 compatible = "linux,extcon-usb-gpio";
18 id-gpio = <&pcf_gpio_21 1 GPIO_ACTIVE_HIGH>;
19 };
20
21 extcon_usb2: extcon_usb2 {
22 compatible = "linux,extcon-usb-gpio";
23 id-gpio = <&pcf_gpio_21 2 GPIO_ACTIVE_HIGH>;
24 };
25
26 sound0: sound0 {
27 compatible = "simple-audio-card";
28 simple-audio-card,name = "DRA7xx-EVM";
29 simple-audio-card,widgets =
30 "Headphone", "Headphone Jack",
31 "Line", "Line Out",
32 "Microphone", "Mic Jack",
33 "Line", "Line In";
34 simple-audio-card,routing =
35 "Headphone Jack", "HPLOUT",
36 "Headphone Jack", "HPROUT",
37 "Line Out", "LLOUT",
38 "Line Out", "RLOUT",
39 "MIC3L", "Mic Jack",
40 "MIC3R", "Mic Jack",
41 "Mic Jack", "Mic Bias",
42 "LINE1L", "Line In",
43 "LINE1R", "Line In";
44 simple-audio-card,format = "dsp_b";
45 simple-audio-card,bitclock-master = <&sound0_master>;
46 simple-audio-card,frame-master = <&sound0_master>;
47 simple-audio-card,bitclock-inversion;
48
49 sound0_master: simple-audio-card,cpu {
50 sound-dai = <&mcasp3>;
51 system-clock-frequency = <5644800>;
52 };
53
54 simple-audio-card,codec {
55 sound-dai = <&tlv320aic3106>;
56 clocks = <&atl_clkin2_ck>;
57 };
58 };
59
60 leds {
61 compatible = "gpio-leds";
62 led0 {
63 label = "dra7:usr1";
64 gpios = <&pcf_lcd 4 GPIO_ACTIVE_LOW>;
65 default-state = "off";
66 };
67
68 led1 {
69 label = "dra7:usr2";
70 gpios = <&pcf_lcd 5 GPIO_ACTIVE_LOW>;
71 default-state = "off";
72 };
73
74 led2 {
75 label = "dra7:usr3";
76 gpios = <&pcf_lcd 6 GPIO_ACTIVE_LOW>;
77 default-state = "off";
78 };
79
80 led3 {
81 label = "dra7:usr4";
82 gpios = <&pcf_lcd 7 GPIO_ACTIVE_LOW>;
83 default-state = "off";
84 };
85 };
86
87 gpio_keys {
88 compatible = "gpio-keys";
89 #address-cells = <1>;
90 #size-cells = <0>;
91 autorepeat;
92
93 USER1 {
94 label = "btnUser1";
95 linux,code = <BTN_0>;
96 gpios = <&pcf_lcd 2 GPIO_ACTIVE_LOW>;
97 };
98
99 USER2 {
100 label = "btnUser2";
101 linux,code = <BTN_1>;
102 gpios = <&pcf_lcd 3 GPIO_ACTIVE_LOW>;
103 };
104 };
105};
106
107&i2c3 {
108 status = "okay";
109 clock-frequency = <400000>;
110};
111
112&mcspi1 {
113 status = "okay";
114};
115
116&mcspi2 {
117 status = "okay";
118};
119
120&uart1 {
121 status = "okay";
122 interrupts-extended = <&crossbar_mpu GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
123 <&dra7_pmx_core 0x3e0>;
124};
125
126&uart2 {
127 status = "okay";
128};
129
130&uart3 {
131 status = "okay";
132};
133
134&qspi {
135 status = "okay";
136
137 spi-max-frequency = <76800000>;
138 flash@0 {
139 compatible = "s25fl256s1";
140 spi-max-frequency = <76800000>;
141 reg = <0>;
142 spi-tx-bus-width = <1>;
143 spi-rx-bus-width = <4>;
144 #address-cells = <1>;
145 #size-cells = <1>;
146
147 /* MTD partition table.
148 * The ROM checks the first four physical blocks
149 * for a valid file to boot and the flash here is
150 * 64KiB block size.
151 */
152 partition@0 {
153 label = "QSPI.SPL";
154 reg = <0x00000000 0x00010000>;
155 };
156 partition@1 {
157 label = "QSPI.SPL.backup1";
158 reg = <0x00010000 0x00010000>;
159 };
160 partition@2 {
161 label = "QSPI.SPL.backup2";
162 reg = <0x00020000 0x00010000>;
163 };
164 partition@3 {
165 label = "QSPI.SPL.backup3";
166 reg = <0x00030000 0x00010000>;
167 };
168 partition@4 {
169 label = "QSPI.u-boot";
170 reg = <0x00040000 0x00100000>;
171 };
172 partition@5 {
173 label = "QSPI.u-boot-spl-os";
174 reg = <0x00140000 0x00080000>;
175 };
176 partition@6 {
177 label = "QSPI.u-boot-env";
178 reg = <0x001c0000 0x00010000>;
179 };
180 partition@7 {
181 label = "QSPI.u-boot-env.backup1";
182 reg = <0x001d0000 0x0010000>;
183 };
184 partition@8 {
185 label = "QSPI.kernel";
186 reg = <0x001e0000 0x0800000>;
187 };
188 partition@9 {
189 label = "QSPI.file-system";
190 reg = <0x009e0000 0x01620000>;
191 };
192 };
193};
194
195&omap_dwc3_1 {
196 extcon = <&extcon_usb1>;
197};
198
199&usb1 {
200 dr_mode = "otg";
201 extcon = <&extcon_usb1>;
202};
203
204&omap_dwc3_2 {
205 extcon = <&extcon_usb2>;
206};
207
208&usb2 {
209 dr_mode = "host";
210 extcon = <&extcon_usb2>;
211};
212
213&atl {
214 assigned-clocks = <&abe_dpll_sys_clk_mux>,
215 <&atl_clkctrl DRA7_ATL_ATL_CLKCTRL 26>,
216 <&dpll_abe_ck>,
217 <&dpll_abe_m2x2_ck>,
218 <&atl_clkin2_ck>;
219 assigned-clock-parents = <&sys_clkin2>, <&dpll_abe_m2_ck>;
220 assigned-clock-rates = <0>, <0>, <180633600>, <361267200>, <5644800>;
221
222 status = "okay";
223
224 atl2 {
225 bws = <DRA7_ATL_WS_MCASP2_FSX>;
226 aws = <DRA7_ATL_WS_MCASP3_FSX>;
227 };
228};
229
230&mcasp3 {
231 #sound-dai-cells = <0>;
232
233 assigned-clocks = <&l4per2_clkctrl DRA7_L4PER2_MCASP3_CLKCTRL 24>;
234 assigned-clock-parents = <&atl_clkin2_ck>;
235
236 status = "okay";
237
238 op-mode = <0>; /* MCASP_IIS_MODE */
239 tdm-slots = <2>;
240 /* 4 serializer */
241 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
242 1 2 0 0
243 >;
244 tx-num-evt = <32>;
245 rx-num-evt = <32>;
246};
247
248&pcie1_rc {
249 status = "okay";
250};
251
252&mmc4 {
253 bus-width = <4>;
254 cap-power-off-card;
255 keep-power-in-suspend;
256 non-removable;
257 #address-cells = <1>;
258 #size-cells = <0>;
259 wifi@2 {
260 compatible = "ti,wl1835";
261 reg = <2>;
262 interrupt-parent = <&gpio5>;
263 interrupts = <7 IRQ_TYPE_EDGE_RISING>;
264 };
265};