Linux Audio

Check our new training course

Loading...
Note: File does not exist in v6.13.7.
  1/*
  2 * Copyright (C) 2015 Rabeeh Khoury <rabeeh@solid-run.com>
  3 *
  4 * This file is dual-licensed: you can use it either under the terms
  5 * of the GPL or the X11 license, at your option. Note that this dual
  6 * licensing only applies to this file, and not this project as a
  7 * whole.
  8 *
  9 *  a) This file is free software; you can redistribute it and/or
 10 *     modify it under the terms of the GNU General Public License
 11 *     version 2 as published by the Free Software Foundation.
 12 *
 13 *     This file is distributed in the hope that it will be useful,
 14 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 15 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 16 *     GNU General Public License for more details.
 17 *
 18 * Or, alternatively,
 19 *
 20 *  b) Permission is hereby granted, free of charge, to any person
 21 *     obtaining a copy of this software and associated documentation
 22 *     files (the "Software"), to deal in the Software without
 23 *     restriction, including without limitation the rights to use,
 24 *     copy, modify, merge, publish, distribute, sublicense, and/or
 25 *     sell copies of the Software, and to permit persons to whom the
 26 *     Software is furnished to do so, subject to the following
 27 *     conditions:
 28 *
 29 *     The above copyright notice and this permission notice shall be
 30 *     included in all copies or substantial portions of the Software.
 31 *
 32 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 33 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 34 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 35 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 36 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 37 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 38 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 39 *     OTHER DEALINGS IN THE SOFTWARE.
 40 */
 41
 42/ {
 43	/* Will be filled by the bootloader */
 44	memory@10000000 {
 45		reg = <0x10000000 0>;
 46	};
 47
 48	chosen {
 49		stdout-path = &uart1;
 50	};
 51
 52	ir_recv: ir-receiver {
 53		compatible = "gpio-ir-receiver";
 54		gpios = <&gpio7 9 GPIO_ACTIVE_LOW>;
 55		pinctrl-names = "default";
 56		pinctrl-0 = <&pinctrl_hummingboard2_gpio7_9>;
 57		linux,rc-map-name = "rc-rc6-mce";
 58	};
 59
 60	v_3v2: regulator-v-3v2 {
 61		compatible = "regulator-fixed";
 62		regulator-always-on;
 63		regulator-max-microvolt = <3300000>;
 64		regulator-min-microvolt = <3300000>;
 65		regulator-name = "v_3v2";
 66	};
 67
 68	v_5v0: regulator-v-5v0 {
 69		compatible = "regulator-fixed";
 70		regulator-always-on;
 71		regulator-max-microvolt = <5000000>;
 72		regulator-min-microvolt = <5000000>;
 73		regulator-name = "v_5v0";
 74	};
 75
 76	vcc_1p8: regulator-vcc-1p8 {
 77		compatible = "regulator-fixed";
 78		regulator-always-on;
 79		regulator-max-microvolt = <1800000>;
 80		regulator-min-microvolt = <1800000>;
 81		regulator-name = "vcc_1p8";
 82		vin-supply = <&v_3v2>;
 83	};
 84
 85	v_sd: regulator-v-sd {
 86		compatible = "regulator-fixed";
 87		gpio = <&gpio4 30 GPIO_ACTIVE_HIGH>;
 88		pinctrl-names = "default";
 89		pinctrl-0 = <&pinctrl_hummingboard2_vmmc>;
 90		regulator-boot-on;
 91		regulator-max-microvolt = <3300000>;
 92		regulator-min-microvolt = <3300000>;
 93		regulator-name = "v_sd";
 94		startup-delay-us = <1000>;
 95		vin-supply = <&v_3v2>;
 96	};
 97
 98	v_usb1: regulator-v-usb1 {
 99		compatible = "regulator-fixed";
100		enable-active-high;
101		gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
102		pinctrl-names = "default";
103		pinctrl-0 = <&pinctrl_hummingboard2_usbotg_vbus>;
104		regulator-always-on;
105		regulator-max-microvolt = <5000000>;
106		regulator-min-microvolt = <5000000>;
107		regulator-name = "v_usb1";
108		vin-supply = <&v_5v0>;
109	};
110
111	v_usb2: regulator-v-usb2 {
112		/* USB hub port 1 */
113		compatible = "regulator-fixed";
114		enable-active-high;
115		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
116		pinctrl-names = "default";
117		pinctrl-0 = <&pinctrl_hummingboard2_usbh1_vbus>;
118		regulator-always-on;
119		regulator-max-microvolt = <5000000>;
120		regulator-min-microvolt = <5000000>;
121		regulator-name = "v_usb2";
122		vin-supply = <&v_5v0>;
123	};
124
125	v_usb3: regulator-v-usb3 {
126		/* USB hub port 3 */
127		compatible = "regulator-fixed";
128		enable-active-high;
129		gpio = <&gpio2 13 GPIO_ACTIVE_HIGH>;
130		pinctrl-names = "default";
131		pinctrl-0 = <&pinctrl_hummingboard2_usbh2_vbus>;
132		regulator-always-on;
133		regulator-max-microvolt = <5000000>;
134		regulator-min-microvolt = <5000000>;
135		regulator-name = "v_usb3";
136		vin-supply = <&v_5v0>;
137	};
138
139	v_usb4: regulator-v-usb4 {
140		/* USB hub port 4 */
141		compatible = "regulator-fixed";
142		enable-active-high;
143		gpio = <&gpio7 10 GPIO_ACTIVE_HIGH>;
144		pinctrl-names = "default";
145		pinctrl-0 = <&pinctrl_hummingboard2_usbh3_vbus>;
146		regulator-always-on;
147		regulator-max-microvolt = <5000000>;
148		regulator-min-microvolt = <5000000>;
149		regulator-name = "v_usb4";
150		vin-supply = <&v_5v0>;
151	};
152
153	sound-sgtl5000 {
154		audio-codec = <&sgtl5000>;
155		audio-routing =
156			"MIC_IN", "Mic Jack",
157			"Mic Jack", "Mic Bias",
158			"Headphone Jack", "HP_OUT";
159		compatible = "fsl,imx-audio-sgtl5000";
160		model = "On-board Codec";
161		mux-ext-port = <5>;
162		mux-int-port = <1>;
163		ssi-controller = <&ssi1>;
164	};
165};
166
167&audmux {
168	status = "okay";
169};
170
171&ecspi2 {
172	pinctrl-names = "default";
173	pinctrl-0 = <&pinctrl_hummingboard2_ecspi2>;
174	cs-gpios = <&gpio2 26 0>;
175	status = "okay";
176};
177
178&hdmi {
179	pinctrl-names = "default";
180	pinctrl-0 = <&pinctrl_hummingboard2_hdmi>;
181	ddc-i2c-bus = <&i2c2>;
182	status = "okay";
183};
184
185&i2c1 {
186	clock-frequency = <100000>;
187	pinctrl-names = "default";
188	pinctrl-0 = <&pinctrl_hummingboard2_i2c1>;
189	status = "okay";
190
191	pcf8523: rtc@68 {
192		compatible = "nxp,pcf8523";
193		reg = <0x68>;
194	};
195
196	sgtl5000: codec@a {
197		clocks = <&clks IMX6QDL_CLK_CKO>;
198		compatible = "fsl,sgtl5000";
199		#sound-dai-cells = <0>;
200		pinctrl-names = "default";
201		pinctrl-0 = <&pinctrl_hummingboard2_sgtl5000>;
202		reg = <0x0a>;
203		VDDA-supply = <&v_3v2>;
204		VDDD-supply = <&vcc_1p8>;
205		VDDIO-supply = <&v_3v2>;
206	};
207};
208
209&i2c2 {
210	clock-frequency = <100000>;
211	pinctrl-names = "default";
212	pinctrl-0 = <&pinctrl_hummingboard2_i2c2>;
213	status = "okay";
214};
215
216&i2c3 {
217	clock-frequency = <100000>;
218	pinctrl-names = "default";
219	pinctrl-0 = <&pinctrl_hummingboard2_i2c3>;
220	status = "okay";
221};
222
223&iomuxc {
224	pinctrl-names = "default";
225	pinctrl-0 = <&pinctrl_hog>;
226
227	hummingboard2 {
228		pinctrl_hog: hoggrp {
229		fsl,pins = <
230				/*
231				 * 36 pin headers GPIO description. The pins
232				 * numbering as following -
233				 *
234				 * 	3.2v	5v	74	75
235				 *	73	72	71	70
236				 *	69	68	67	66
237				 *
238				 *	77	78	79	76
239				 *	65	64	61	60
240				 *	53	52	51	50
241				 *	49	48	166	132
242				 *	95	94	90	91
243				 *	GND	54	24	204
244				 *
245				 * The GPIO numbers can be extracted using
246				 * signal name from below.
247				 * Example -
248				 * MX6QDL_PAD_EIM_DA10__GPIO3_IO10 is
249				 * GPIO(3,10) which is (3-1)*32+10 = gpio 74
250				 *
251				 * i.e. The mapping of GPIO(X,Y) to Linux gpio
252				 * number is : gpio number = (X-1) * 32 + Y
253				 */
254				/* DI1_PIN15 */
255				MX6QDL_PAD_EIM_DA10__GPIO3_IO10 0x400130b1
256				/* DI1_PIN02 */
257				MX6QDL_PAD_EIM_DA11__GPIO3_IO11 0x400130b1
258				/* DISP1_DATA00 */
259				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x400130b1
260				/* DISP1_DATA01 */
261				MX6QDL_PAD_EIM_DA8__GPIO3_IO08 0x400130b1
262				/* DISP1_DATA02 */
263				MX6QDL_PAD_EIM_DA7__GPIO3_IO07 0x400130b1
264				/* DISP1_DATA03 */
265				MX6QDL_PAD_EIM_DA6__GPIO3_IO06 0x400130b1
266				/* DISP1_DATA04 */
267				MX6QDL_PAD_EIM_DA5__GPIO3_IO05 0x400130b1
268				/* DISP1_DATA05 */
269				MX6QDL_PAD_EIM_DA4__GPIO3_IO04 0x400130b1
270				/* DISP1_DATA06 */
271				MX6QDL_PAD_EIM_DA3__GPIO3_IO03 0x400130b1
272				/* DISP1_DATA07 */
273				MX6QDL_PAD_EIM_DA2__GPIO3_IO02 0x400130b1
274				/* DI1_D0_CS */
275				MX6QDL_PAD_EIM_DA13__GPIO3_IO13 0x400130b1
276				/* DI1_D1_CS */
277				MX6QDL_PAD_EIM_DA14__GPIO3_IO14 0x400130b1
278				/* DI1_PIN01 */
279				MX6QDL_PAD_EIM_DA15__GPIO3_IO15 0x400130b1
280				/* DI1_PIN03 */
281				MX6QDL_PAD_EIM_DA12__GPIO3_IO12 0x400130b1
282				/* DISP1_DATA08 */
283				MX6QDL_PAD_EIM_DA1__GPIO3_IO01 0x400130b1
284				/* DISP1_DATA09 */
285				MX6QDL_PAD_EIM_DA0__GPIO3_IO00 0x400130b1
286				/* DISP1_DATA10 */
287				MX6QDL_PAD_EIM_EB1__GPIO2_IO29 0x400130b1
288				/* DISP1_DATA11 */
289				MX6QDL_PAD_EIM_EB0__GPIO2_IO28 0x400130b1
290				/* DISP1_DATA12 */
291				MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x400130b1
292				/* DISP1_DATA13 */
293				MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x400130b1
294				/* DISP1_DATA14 */
295				MX6QDL_PAD_EIM_A19__GPIO2_IO19 0x400130b1
296				/* DISP1_DATA15 */
297				MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x400130b1
298				/* DISP1_DATA16 */
299				MX6QDL_PAD_EIM_A21__GPIO2_IO17 0x400130b1
300				/* DISP1_DATA17 */
301				MX6QDL_PAD_EIM_A22__GPIO2_IO16 0x400130b1
302				/* DISP1_DATA18 */
303				MX6QDL_PAD_EIM_A23__GPIO6_IO06 0x400130b1
304				/* DISP1_DATA19 */
305				MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x400130b1
306				/* DISP1_DATA20 */
307				MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x400130b1
308				/* DISP1_DATA21 */
309				MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x400130b1
310				/* DISP1_DATA22 */
311				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x400130b1
312				/* DISP1_DATA23 */
313				MX6QDL_PAD_EIM_D27__GPIO3_IO27 0x400130b1
314				/* DI1_DISP_CLK */
315				MX6QDL_PAD_EIM_A16__GPIO2_IO22 0x400130b1
316				/* SPDIF_IN */
317				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x400130b1
318				/* SPDIF_OUT */
319				MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x400130b1
320
321				/* MikroBUS GPIO pin number 10 */
322				MX6QDL_PAD_EIM_LBA__GPIO2_IO27 0x400130b1
323			>;
324		};
325
326		pinctrl_hummingboard2_ecspi2: hummingboard2-ecspi2grp {
327			fsl,pins = <
328				MX6QDL_PAD_EIM_OE__ECSPI2_MISO	0x100b1
329				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI	0x100b1
330				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK	0x100b1
331				MX6QDL_PAD_EIM_RW__GPIO2_IO26	0x000b1 /* CS */
332			>;
333		};
334
335		pinctrl_hummingboard2_gpio7_9: hummingboard2-gpio7_9 {
336			fsl,pins = <
337				MX6QDL_PAD_SD4_CMD__GPIO7_IO09 0x80000000
338			>;
339		};
340
341		pinctrl_hummingboard2_hdmi: hummingboard2-hdmi {
342			fsl,pins = <
343				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
344			>;
345		};
346
347		pinctrl_hummingboard2_i2c1: hummingboard2-i2c1 {
348			fsl,pins = <
349				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
350				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
351			>;
352		};
353
354		pinctrl_hummingboard2_i2c2: hummingboard2-i2c2 {
355			fsl,pins = <
356				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
357				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
358			>;
359		};
360
361		pinctrl_hummingboard2_i2c3: hummingboard2-i2c3 {
362			fsl,pins = <
363				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
364				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
365			>;
366		};
367
368		pinctrl_hummingboard2_mipi: hummingboard2_mipi {
369			fsl,pins = <
370				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10 0x4001b8b1
371				MX6QDL_PAD_KEY_COL4__GPIO4_IO14 0x4001b8b1
372				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2 0x130b0
373			>;
374		};
375
376		pinctrl_hummingboard2_pcie_reset: hummingboard2-pcie-reset {
377			fsl,pins = <
378				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x1b0b1
379			>;
380		};
381
382		pinctrl_hummingboard2_pwm1: pwm1grp {
383			fsl,pins = <
384				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT 0x1b0b1
385			>;
386		};
387
388		pinctrl_hummingboard2_pwm3: pwm3grp {
389			fsl,pins = <
390				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
391			>;
392		};
393
394		pinctrl_hummingboard2_sgtl5000: hummingboard2-sgtl5000 {
395			fsl,pins = <
396				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x130b0
397				MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0
398				MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x110b0
399				MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0
400				MX6QDL_PAD_GPIO_5__CCM_CLKO1 0x130b0
401			>;
402		};
403
404		pinctrl_hummingboard2_usbh1_vbus: hummingboard2-usbh1-vbus {
405			fsl,pins = <MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0>;
406		};
407
408		pinctrl_hummingboard2_usbh2_vbus: hummingboard2-usbh2-vbus {
409			fsl,pins = <MX6QDL_PAD_SD4_DAT5__GPIO2_IO13 0x1b0b0>;
410		};
411
412		pinctrl_hummingboard2_usbh3_vbus: hummingboard2-usbh3-vbus {
413			fsl,pins = <MX6QDL_PAD_SD4_CLK__GPIO7_IO10 0x1b0b0>;
414		};
415
416		pinctrl_hummingboard2_usbotg_id: hummingboard2-usbotg-id {
417			/*
418			 * We want it pulled down for a fixed host connection.
419			 */
420			fsl,pins = <MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x13059>;
421		};
422
423		pinctrl_hummingboard2_usbotg_vbus: hummingboard2-usbotg-vbus {
424			fsl,pins = <MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0>;
425		};
426
427		pinctrl_hummingboard2_usdhc2_aux: hummingboard2-usdhc2-aux {
428			fsl,pins = <
429				MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x1f071
430				MX6QDL_PAD_KEY_ROW1__SD2_VSELECT 0x1b071
431			>;
432		};
433
434		pinctrl_hummingboard2_usdhc2: hummingboard2-usdhc2 {
435			fsl,pins = <
436				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
437				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
438				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
439				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
440				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
441				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x13059
442			>;
443		};
444
445		pinctrl_hummingboard2_usdhc2_100mhz: hummingboard2-usdhc2-100mhz {
446			fsl,pins = <
447				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x170b9
448				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x100b9
449				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x170b9
450				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x170b9
451				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x170b9
452				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x130b9
453			>;
454		};
455
456		pinctrl_hummingboard2_usdhc2_200mhz: hummingboard2-usdhc2-200mhz {
457			fsl,pins = <
458				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x170f9
459				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x100f9
460				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x170f9
461				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x170f9
462				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x170f9
463				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x130f9
464			>;
465		};
466
467		pinctrl_hummingboard2_vmmc: hummingboard2-vmmc {
468			fsl,pins = <
469				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 0x1b0b0
470			>;
471		};
472
473		pinctrl_hummingboard2_uart3: hummingboard2-uart3 {
474			fsl,pins = <
475				MX6QDL_PAD_EIM_D25__UART3_TX_DATA	0x1b0b1
476				MX6QDL_PAD_EIM_D24__UART3_RX_DATA	0x40013000
477			>;
478		};
479	};
480};
481
482&pcie {
483	pinctrl-names = "default";
484	pinctrl-0 = <&pinctrl_hummingboard2_pcie_reset>;
485	reset-gpio = <&gpio2 11 GPIO_ACTIVE_LOW>;
486	status = "okay";
487};
488
489&pwm1 {
490	pinctrl-names = "default";
491	pinctrl-0 = <&pinctrl_hummingboard2_pwm1>;
492	status = "okay";
493};
494
495&pwm3 {
496	pinctrl-names = "default";
497	pinctrl-0 = <&pinctrl_hummingboard2_pwm3>;
498	status = "okay";
499};
500
501&ssi1 {
502	status = "okay";
503};
504
505&usbh1 {
506	disable-over-current;
507	status = "okay";
508};
509
510&usbotg {
511	disable-over-current;
512	pinctrl-names = "default";
513	pinctrl-0 = <&pinctrl_hummingboard2_usbotg_id>;
514	vbus-supply = <&v_usb1>;
515	status = "okay";
516};
517
518&usdhc2 {
519	pinctrl-names = "default", "state_100mhz", "state_200mhz";
520	pinctrl-0 = <
521		&pinctrl_hummingboard2_usdhc2_aux
522		&pinctrl_hummingboard2_usdhc2
523	>;
524	pinctrl-1 = <
525		&pinctrl_hummingboard2_usdhc2_aux
526		&pinctrl_hummingboard2_usdhc2_100mhz
527	>;
528	pinctrl-2 = <
529		&pinctrl_hummingboard2_usdhc2_aux
530		&pinctrl_hummingboard2_usdhc2_200mhz
531	>;
532	vmmc-supply = <&v_sd>;
533	cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
534	status = "okay";
535};
536
537&uart3 {
538	pinctrl-names = "default";
539	pinctrl-0 = <&pinctrl_hummingboard2_uart3>;
540	status = "okay";
541};
542
543&vcc_3v3 {
544	vin-supply = <&v_3v2>;
545};