Loading...
1/*
2 * linux/arch/arm/mm/proc-arm1026.S: MMU functions for ARM1026EJ-S
3 *
4 * Copyright (C) 2000 ARM Limited
5 * Copyright (C) 2000 Deep Blue Solutions Ltd.
6 * hacked for non-paged-MM by Hyok S. Choi, 2003.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 *
14 * These are the low level assembler for performing cache and TLB
15 * functions on the ARM1026EJ-S.
16 */
17#include <linux/linkage.h>
18#include <linux/init.h>
19#include <asm/assembler.h>
20#include <asm/asm-offsets.h>
21#include <asm/hwcap.h>
22#include <asm/pgtable-hwdef.h>
23#include <asm/pgtable.h>
24#include <asm/ptrace.h>
25
26#include "proc-macros.S"
27
28/*
29 * This is the maximum size of an area which will be invalidated
30 * using the single invalidate entry instructions. Anything larger
31 * than this, and we go for the whole cache.
32 *
33 * This value should be chosen such that we choose the cheapest
34 * alternative.
35 */
36#define MAX_AREA_SIZE 32768
37
38/*
39 * The size of one data cache line.
40 */
41#define CACHE_DLINESIZE 32
42
43/*
44 * The number of data cache segments.
45 */
46#define CACHE_DSEGMENTS 16
47
48/*
49 * The number of lines in a cache segment.
50 */
51#define CACHE_DENTRIES 64
52
53/*
54 * This is the size at which it becomes more efficient to
55 * clean the whole cache, rather than using the individual
56 * cache line maintenance instructions.
57 */
58#define CACHE_DLIMIT 32768
59
60 .text
61/*
62 * cpu_arm1026_proc_init()
63 */
64ENTRY(cpu_arm1026_proc_init)
65 ret lr
66
67/*
68 * cpu_arm1026_proc_fin()
69 */
70ENTRY(cpu_arm1026_proc_fin)
71 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
72 bic r0, r0, #0x1000 @ ...i............
73 bic r0, r0, #0x000e @ ............wca.
74 mcr p15, 0, r0, c1, c0, 0 @ disable caches
75 ret lr
76
77/*
78 * cpu_arm1026_reset(loc)
79 *
80 * Perform a soft reset of the system. Put the CPU into the
81 * same state as it would be if it had been reset, and branch
82 * to what would be the reset vector.
83 *
84 * loc: location to jump to for soft reset
85 */
86 .align 5
87 .pushsection .idmap.text, "ax"
88ENTRY(cpu_arm1026_reset)
89 mov ip, #0
90 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
91 mcr p15, 0, ip, c7, c10, 4 @ drain WB
92#ifdef CONFIG_MMU
93 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
94#endif
95 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
96 bic ip, ip, #0x000f @ ............wcam
97 bic ip, ip, #0x1100 @ ...i...s........
98 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
99 ret r0
100ENDPROC(cpu_arm1026_reset)
101 .popsection
102
103/*
104 * cpu_arm1026_do_idle()
105 */
106 .align 5
107ENTRY(cpu_arm1026_do_idle)
108 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
109 ret lr
110
111/* ================================= CACHE ================================ */
112
113 .align 5
114
115/*
116 * flush_icache_all()
117 *
118 * Unconditionally clean and invalidate the entire icache.
119 */
120ENTRY(arm1026_flush_icache_all)
121#ifndef CONFIG_CPU_ICACHE_DISABLE
122 mov r0, #0
123 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
124#endif
125 ret lr
126ENDPROC(arm1026_flush_icache_all)
127
128/*
129 * flush_user_cache_all()
130 *
131 * Invalidate all cache entries in a particular address
132 * space.
133 */
134ENTRY(arm1026_flush_user_cache_all)
135 /* FALLTHROUGH */
136/*
137 * flush_kern_cache_all()
138 *
139 * Clean and invalidate the entire cache.
140 */
141ENTRY(arm1026_flush_kern_cache_all)
142 mov r2, #VM_EXEC
143 mov ip, #0
144__flush_whole_cache:
145#ifndef CONFIG_CPU_DCACHE_DISABLE
1461: mrc p15, 0, r15, c7, c14, 3 @ test, clean, invalidate
147 bne 1b
148#endif
149 tst r2, #VM_EXEC
150#ifndef CONFIG_CPU_ICACHE_DISABLE
151 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
152#endif
153 mcrne p15, 0, ip, c7, c10, 4 @ drain WB
154 ret lr
155
156/*
157 * flush_user_cache_range(start, end, flags)
158 *
159 * Invalidate a range of cache entries in the specified
160 * address space.
161 *
162 * - start - start address (inclusive)
163 * - end - end address (exclusive)
164 * - flags - vm_flags for this space
165 */
166ENTRY(arm1026_flush_user_cache_range)
167 mov ip, #0
168 sub r3, r1, r0 @ calculate total size
169 cmp r3, #CACHE_DLIMIT
170 bhs __flush_whole_cache
171
172#ifndef CONFIG_CPU_DCACHE_DISABLE
1731: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
174 add r0, r0, #CACHE_DLINESIZE
175 cmp r0, r1
176 blo 1b
177#endif
178 tst r2, #VM_EXEC
179#ifndef CONFIG_CPU_ICACHE_DISABLE
180 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
181#endif
182 mcrne p15, 0, ip, c7, c10, 4 @ drain WB
183 ret lr
184
185/*
186 * coherent_kern_range(start, end)
187 *
188 * Ensure coherency between the Icache and the Dcache in the
189 * region described by start. If you have non-snooping
190 * Harvard caches, you need to implement this function.
191 *
192 * - start - virtual start address
193 * - end - virtual end address
194 */
195ENTRY(arm1026_coherent_kern_range)
196 /* FALLTHROUGH */
197/*
198 * coherent_user_range(start, end)
199 *
200 * Ensure coherency between the Icache and the Dcache in the
201 * region described by start. If you have non-snooping
202 * Harvard caches, you need to implement this function.
203 *
204 * - start - virtual start address
205 * - end - virtual end address
206 */
207ENTRY(arm1026_coherent_user_range)
208 mov ip, #0
209 bic r0, r0, #CACHE_DLINESIZE - 1
2101:
211#ifndef CONFIG_CPU_DCACHE_DISABLE
212 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
213#endif
214#ifndef CONFIG_CPU_ICACHE_DISABLE
215 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
216#endif
217 add r0, r0, #CACHE_DLINESIZE
218 cmp r0, r1
219 blo 1b
220 mcr p15, 0, ip, c7, c10, 4 @ drain WB
221 mov r0, #0
222 ret lr
223
224/*
225 * flush_kern_dcache_area(void *addr, size_t size)
226 *
227 * Ensure no D cache aliasing occurs, either with itself or
228 * the I cache
229 *
230 * - addr - kernel address
231 * - size - region size
232 */
233ENTRY(arm1026_flush_kern_dcache_area)
234 mov ip, #0
235#ifndef CONFIG_CPU_DCACHE_DISABLE
236 add r1, r0, r1
2371: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
238 add r0, r0, #CACHE_DLINESIZE
239 cmp r0, r1
240 blo 1b
241#endif
242 mcr p15, 0, ip, c7, c10, 4 @ drain WB
243 ret lr
244
245/*
246 * dma_inv_range(start, end)
247 *
248 * Invalidate (discard) the specified virtual address range.
249 * May not write back any entries. If 'start' or 'end'
250 * are not cache line aligned, those lines must be written
251 * back.
252 *
253 * - start - virtual start address
254 * - end - virtual end address
255 *
256 * (same as v4wb)
257 */
258arm1026_dma_inv_range:
259 mov ip, #0
260#ifndef CONFIG_CPU_DCACHE_DISABLE
261 tst r0, #CACHE_DLINESIZE - 1
262 bic r0, r0, #CACHE_DLINESIZE - 1
263 mcrne p15, 0, r0, c7, c10, 1 @ clean D entry
264 tst r1, #CACHE_DLINESIZE - 1
265 mcrne p15, 0, r1, c7, c10, 1 @ clean D entry
2661: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
267 add r0, r0, #CACHE_DLINESIZE
268 cmp r0, r1
269 blo 1b
270#endif
271 mcr p15, 0, ip, c7, c10, 4 @ drain WB
272 ret lr
273
274/*
275 * dma_clean_range(start, end)
276 *
277 * Clean the specified virtual address range.
278 *
279 * - start - virtual start address
280 * - end - virtual end address
281 *
282 * (same as v4wb)
283 */
284arm1026_dma_clean_range:
285 mov ip, #0
286#ifndef CONFIG_CPU_DCACHE_DISABLE
287 bic r0, r0, #CACHE_DLINESIZE - 1
2881: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
289 add r0, r0, #CACHE_DLINESIZE
290 cmp r0, r1
291 blo 1b
292#endif
293 mcr p15, 0, ip, c7, c10, 4 @ drain WB
294 ret lr
295
296/*
297 * dma_flush_range(start, end)
298 *
299 * Clean and invalidate the specified virtual address range.
300 *
301 * - start - virtual start address
302 * - end - virtual end address
303 */
304ENTRY(arm1026_dma_flush_range)
305 mov ip, #0
306#ifndef CONFIG_CPU_DCACHE_DISABLE
307 bic r0, r0, #CACHE_DLINESIZE - 1
3081: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
309 add r0, r0, #CACHE_DLINESIZE
310 cmp r0, r1
311 blo 1b
312#endif
313 mcr p15, 0, ip, c7, c10, 4 @ drain WB
314 ret lr
315
316/*
317 * dma_map_area(start, size, dir)
318 * - start - kernel virtual start address
319 * - size - size of region
320 * - dir - DMA direction
321 */
322ENTRY(arm1026_dma_map_area)
323 add r1, r1, r0
324 cmp r2, #DMA_TO_DEVICE
325 beq arm1026_dma_clean_range
326 bcs arm1026_dma_inv_range
327 b arm1026_dma_flush_range
328ENDPROC(arm1026_dma_map_area)
329
330/*
331 * dma_unmap_area(start, size, dir)
332 * - start - kernel virtual start address
333 * - size - size of region
334 * - dir - DMA direction
335 */
336ENTRY(arm1026_dma_unmap_area)
337 ret lr
338ENDPROC(arm1026_dma_unmap_area)
339
340 .globl arm1026_flush_kern_cache_louis
341 .equ arm1026_flush_kern_cache_louis, arm1026_flush_kern_cache_all
342
343 @ define struct cpu_cache_fns (see <asm/cacheflush.h> and proc-macros.S)
344 define_cache_functions arm1026
345
346 .align 5
347ENTRY(cpu_arm1026_dcache_clean_area)
348#ifndef CONFIG_CPU_DCACHE_DISABLE
349 mov ip, #0
3501: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
351 add r0, r0, #CACHE_DLINESIZE
352 subs r1, r1, #CACHE_DLINESIZE
353 bhi 1b
354#endif
355 ret lr
356
357/* =============================== PageTable ============================== */
358
359/*
360 * cpu_arm1026_switch_mm(pgd)
361 *
362 * Set the translation base pointer to be as described by pgd.
363 *
364 * pgd: new page tables
365 */
366 .align 5
367ENTRY(cpu_arm1026_switch_mm)
368#ifdef CONFIG_MMU
369 mov r1, #0
370#ifndef CONFIG_CPU_DCACHE_DISABLE
3711: mrc p15, 0, r15, c7, c14, 3 @ test, clean, invalidate
372 bne 1b
373#endif
374#ifndef CONFIG_CPU_ICACHE_DISABLE
375 mcr p15, 0, r1, c7, c5, 0 @ invalidate I cache
376#endif
377 mcr p15, 0, r1, c7, c10, 4 @ drain WB
378 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
379 mcr p15, 0, r1, c8, c7, 0 @ invalidate I & D TLBs
380#endif
381 ret lr
382
383/*
384 * cpu_arm1026_set_pte_ext(ptep, pte, ext)
385 *
386 * Set a PTE and flush it out
387 */
388 .align 5
389ENTRY(cpu_arm1026_set_pte_ext)
390#ifdef CONFIG_MMU
391 armv3_set_pte_ext
392 mov r0, r0
393#ifndef CONFIG_CPU_DCACHE_DISABLE
394 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
395#endif
396#endif /* CONFIG_MMU */
397 ret lr
398
399 .type __arm1026_setup, #function
400__arm1026_setup:
401 mov r0, #0
402 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
403 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4
404#ifdef CONFIG_MMU
405 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
406 mcr p15, 0, r4, c2, c0 @ load page table pointer
407#endif
408#ifdef CONFIG_CPU_DCACHE_WRITETHROUGH
409 mov r0, #4 @ explicitly disable writeback
410 mcr p15, 7, r0, c15, c0, 0
411#endif
412 adr r5, arm1026_crval
413 ldmia r5, {r5, r6}
414 mrc p15, 0, r0, c1, c0 @ get control register v4
415 bic r0, r0, r5
416 orr r0, r0, r6
417#ifdef CONFIG_CPU_CACHE_ROUND_ROBIN
418 orr r0, r0, #0x4000 @ .R.. .... .... ....
419#endif
420 ret lr
421 .size __arm1026_setup, . - __arm1026_setup
422
423 /*
424 * R
425 * .RVI ZFRS BLDP WCAM
426 * .011 1001 ..11 0101
427 *
428 */
429 .type arm1026_crval, #object
430arm1026_crval:
431 crval clear=0x00007f3f, mmuset=0x00003935, ucset=0x00001934
432
433 __INITDATA
434 @ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
435 define_processor_functions arm1026, dabort=v5t_early_abort, pabort=legacy_pabort
436
437 .section .rodata
438
439 string cpu_arch_name, "armv5tej"
440 string cpu_elf_name, "v5"
441 .align
442 string cpu_arm1026_name, "ARM1026EJ-S"
443 .align
444
445 .section ".proc.info.init", #alloc
446
447 .type __arm1026_proc_info,#object
448__arm1026_proc_info:
449 .long 0x4106a260 @ ARM 1026EJ-S (v5TEJ)
450 .long 0xff0ffff0
451 .long PMD_TYPE_SECT | \
452 PMD_BIT4 | \
453 PMD_SECT_AP_WRITE | \
454 PMD_SECT_AP_READ
455 .long PMD_TYPE_SECT | \
456 PMD_BIT4 | \
457 PMD_SECT_AP_WRITE | \
458 PMD_SECT_AP_READ
459 initfn __arm1026_setup, __arm1026_proc_info
460 .long cpu_arch_name
461 .long cpu_elf_name
462 .long HWCAP_SWP|HWCAP_HALF|HWCAP_THUMB|HWCAP_FAST_MULT|HWCAP_EDSP|HWCAP_JAVA
463 .long cpu_arm1026_name
464 .long arm1026_processor_functions
465 .long v4wbi_tlb_fns
466 .long v4wb_user_fns
467 .long arm1026_cache_fns
468 .size __arm1026_proc_info, . - __arm1026_proc_info
1/* SPDX-License-Identifier: GPL-2.0-or-later */
2/*
3 * linux/arch/arm/mm/proc-arm1026.S: MMU functions for ARM1026EJ-S
4 *
5 * Copyright (C) 2000 ARM Limited
6 * Copyright (C) 2000 Deep Blue Solutions Ltd.
7 * hacked for non-paged-MM by Hyok S. Choi, 2003.
8 *
9 * These are the low level assembler for performing cache and TLB
10 * functions on the ARM1026EJ-S.
11 */
12#include <linux/linkage.h>
13#include <linux/init.h>
14#include <linux/cfi_types.h>
15#include <linux/pgtable.h>
16#include <asm/assembler.h>
17#include <asm/asm-offsets.h>
18#include <asm/hwcap.h>
19#include <asm/pgtable-hwdef.h>
20#include <asm/ptrace.h>
21
22#include "proc-macros.S"
23
24/*
25 * This is the maximum size of an area which will be invalidated
26 * using the single invalidate entry instructions. Anything larger
27 * than this, and we go for the whole cache.
28 *
29 * This value should be chosen such that we choose the cheapest
30 * alternative.
31 */
32#define MAX_AREA_SIZE 32768
33
34/*
35 * The size of one data cache line.
36 */
37#define CACHE_DLINESIZE 32
38
39/*
40 * The number of data cache segments.
41 */
42#define CACHE_DSEGMENTS 16
43
44/*
45 * The number of lines in a cache segment.
46 */
47#define CACHE_DENTRIES 64
48
49/*
50 * This is the size at which it becomes more efficient to
51 * clean the whole cache, rather than using the individual
52 * cache line maintenance instructions.
53 */
54#define CACHE_DLIMIT 32768
55
56 .text
57/*
58 * cpu_arm1026_proc_init()
59 */
60SYM_TYPED_FUNC_START(cpu_arm1026_proc_init)
61 ret lr
62SYM_FUNC_END(cpu_arm1026_proc_init)
63
64/*
65 * cpu_arm1026_proc_fin()
66 */
67SYM_TYPED_FUNC_START(cpu_arm1026_proc_fin)
68 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
69 bic r0, r0, #0x1000 @ ...i............
70 bic r0, r0, #0x000e @ ............wca.
71 mcr p15, 0, r0, c1, c0, 0 @ disable caches
72 ret lr
73SYM_FUNC_END(cpu_arm1026_proc_fin)
74
75/*
76 * cpu_arm1026_reset(loc)
77 *
78 * Perform a soft reset of the system. Put the CPU into the
79 * same state as it would be if it had been reset, and branch
80 * to what would be the reset vector.
81 *
82 * loc: location to jump to for soft reset
83 */
84 .align 5
85 .pushsection .idmap.text, "ax"
86SYM_TYPED_FUNC_START(cpu_arm1026_reset)
87 mov ip, #0
88 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
89 mcr p15, 0, ip, c7, c10, 4 @ drain WB
90#ifdef CONFIG_MMU
91 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
92#endif
93 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
94 bic ip, ip, #0x000f @ ............wcam
95 bic ip, ip, #0x1100 @ ...i...s........
96 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
97 ret r0
98SYM_FUNC_END(cpu_arm1026_reset)
99 .popsection
100
101/*
102 * cpu_arm1026_do_idle()
103 */
104 .align 5
105SYM_TYPED_FUNC_START(cpu_arm1026_do_idle)
106 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
107 ret lr
108SYM_FUNC_END(cpu_arm1026_do_idle)
109
110/* ================================= CACHE ================================ */
111
112 .align 5
113
114/*
115 * flush_icache_all()
116 *
117 * Unconditionally clean and invalidate the entire icache.
118 */
119SYM_TYPED_FUNC_START(arm1026_flush_icache_all)
120#ifndef CONFIG_CPU_ICACHE_DISABLE
121 mov r0, #0
122 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
123#endif
124 ret lr
125SYM_FUNC_END(arm1026_flush_icache_all)
126
127/*
128 * flush_user_cache_all()
129 *
130 * Invalidate all cache entries in a particular address
131 * space.
132 */
133SYM_FUNC_ALIAS(arm1026_flush_user_cache_all, arm1026_flush_kern_cache_all)
134
135/*
136 * flush_kern_cache_all()
137 *
138 * Clean and invalidate the entire cache.
139 */
140SYM_TYPED_FUNC_START(arm1026_flush_kern_cache_all)
141 mov r2, #VM_EXEC
142 mov ip, #0
143__flush_whole_cache:
144#ifndef CONFIG_CPU_DCACHE_DISABLE
1451: mrc p15, 0, APSR_nzcv, c7, c14, 3 @ test, clean, invalidate
146 bne 1b
147#endif
148 tst r2, #VM_EXEC
149#ifndef CONFIG_CPU_ICACHE_DISABLE
150 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
151#endif
152 mcrne p15, 0, ip, c7, c10, 4 @ drain WB
153 ret lr
154SYM_FUNC_END(arm1026_flush_kern_cache_all)
155
156/*
157 * flush_user_cache_range(start, end, flags)
158 *
159 * Invalidate a range of cache entries in the specified
160 * address space.
161 *
162 * - start - start address (inclusive)
163 * - end - end address (exclusive)
164 * - flags - vm_flags for this space
165 */
166SYM_TYPED_FUNC_START(arm1026_flush_user_cache_range)
167 mov ip, #0
168 sub r3, r1, r0 @ calculate total size
169 cmp r3, #CACHE_DLIMIT
170 bhs __flush_whole_cache
171
172#ifndef CONFIG_CPU_DCACHE_DISABLE
1731: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
174 add r0, r0, #CACHE_DLINESIZE
175 cmp r0, r1
176 blo 1b
177#endif
178 tst r2, #VM_EXEC
179#ifndef CONFIG_CPU_ICACHE_DISABLE
180 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
181#endif
182 mcrne p15, 0, ip, c7, c10, 4 @ drain WB
183 ret lr
184SYM_FUNC_END(arm1026_flush_user_cache_range)
185
186/*
187 * coherent_kern_range(start, end)
188 *
189 * Ensure coherency between the Icache and the Dcache in the
190 * region described by start. If you have non-snooping
191 * Harvard caches, you need to implement this function.
192 *
193 * - start - virtual start address
194 * - end - virtual end address
195 */
196SYM_TYPED_FUNC_START(arm1026_coherent_kern_range)
197#ifdef CONFIG_CFI_CLANG /* Fallthrough if !CFI */
198 b arm1026_coherent_user_range
199#endif
200SYM_FUNC_END(arm1026_coherent_kern_range)
201
202/*
203 * coherent_user_range(start, end)
204 *
205 * Ensure coherency between the Icache and the Dcache in the
206 * region described by start. If you have non-snooping
207 * Harvard caches, you need to implement this function.
208 *
209 * - start - virtual start address
210 * - end - virtual end address
211 */
212SYM_TYPED_FUNC_START(arm1026_coherent_user_range)
213 mov ip, #0
214 bic r0, r0, #CACHE_DLINESIZE - 1
2151:
216#ifndef CONFIG_CPU_DCACHE_DISABLE
217 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
218#endif
219#ifndef CONFIG_CPU_ICACHE_DISABLE
220 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
221#endif
222 add r0, r0, #CACHE_DLINESIZE
223 cmp r0, r1
224 blo 1b
225 mcr p15, 0, ip, c7, c10, 4 @ drain WB
226 mov r0, #0
227 ret lr
228SYM_FUNC_END(arm1026_coherent_user_range)
229
230/*
231 * flush_kern_dcache_area(void *addr, size_t size)
232 *
233 * Ensure no D cache aliasing occurs, either with itself or
234 * the I cache
235 *
236 * - addr - kernel address
237 * - size - region size
238 */
239SYM_TYPED_FUNC_START(arm1026_flush_kern_dcache_area)
240 mov ip, #0
241#ifndef CONFIG_CPU_DCACHE_DISABLE
242 add r1, r0, r1
2431: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
244 add r0, r0, #CACHE_DLINESIZE
245 cmp r0, r1
246 blo 1b
247#endif
248 mcr p15, 0, ip, c7, c10, 4 @ drain WB
249 ret lr
250SYM_FUNC_END(arm1026_flush_kern_dcache_area)
251
252/*
253 * dma_inv_range(start, end)
254 *
255 * Invalidate (discard) the specified virtual address range.
256 * May not write back any entries. If 'start' or 'end'
257 * are not cache line aligned, those lines must be written
258 * back.
259 *
260 * - start - virtual start address
261 * - end - virtual end address
262 *
263 * (same as v4wb)
264 */
265arm1026_dma_inv_range:
266 mov ip, #0
267#ifndef CONFIG_CPU_DCACHE_DISABLE
268 tst r0, #CACHE_DLINESIZE - 1
269 bic r0, r0, #CACHE_DLINESIZE - 1
270 mcrne p15, 0, r0, c7, c10, 1 @ clean D entry
271 tst r1, #CACHE_DLINESIZE - 1
272 mcrne p15, 0, r1, c7, c10, 1 @ clean D entry
2731: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
274 add r0, r0, #CACHE_DLINESIZE
275 cmp r0, r1
276 blo 1b
277#endif
278 mcr p15, 0, ip, c7, c10, 4 @ drain WB
279 ret lr
280
281/*
282 * dma_clean_range(start, end)
283 *
284 * Clean the specified virtual address range.
285 *
286 * - start - virtual start address
287 * - end - virtual end address
288 *
289 * (same as v4wb)
290 */
291arm1026_dma_clean_range:
292 mov ip, #0
293#ifndef CONFIG_CPU_DCACHE_DISABLE
294 bic r0, r0, #CACHE_DLINESIZE - 1
2951: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
296 add r0, r0, #CACHE_DLINESIZE
297 cmp r0, r1
298 blo 1b
299#endif
300 mcr p15, 0, ip, c7, c10, 4 @ drain WB
301 ret lr
302
303/*
304 * dma_flush_range(start, end)
305 *
306 * Clean and invalidate the specified virtual address range.
307 *
308 * - start - virtual start address
309 * - end - virtual end address
310 */
311SYM_TYPED_FUNC_START(arm1026_dma_flush_range)
312 mov ip, #0
313#ifndef CONFIG_CPU_DCACHE_DISABLE
314 bic r0, r0, #CACHE_DLINESIZE - 1
3151: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
316 add r0, r0, #CACHE_DLINESIZE
317 cmp r0, r1
318 blo 1b
319#endif
320 mcr p15, 0, ip, c7, c10, 4 @ drain WB
321 ret lr
322SYM_FUNC_END(arm1026_dma_flush_range)
323
324/*
325 * dma_map_area(start, size, dir)
326 * - start - kernel virtual start address
327 * - size - size of region
328 * - dir - DMA direction
329 */
330SYM_TYPED_FUNC_START(arm1026_dma_map_area)
331 add r1, r1, r0
332 cmp r2, #DMA_TO_DEVICE
333 beq arm1026_dma_clean_range
334 bcs arm1026_dma_inv_range
335 b arm1026_dma_flush_range
336SYM_FUNC_END(arm1026_dma_map_area)
337
338/*
339 * dma_unmap_area(start, size, dir)
340 * - start - kernel virtual start address
341 * - size - size of region
342 * - dir - DMA direction
343 */
344SYM_TYPED_FUNC_START(arm1026_dma_unmap_area)
345 ret lr
346SYM_FUNC_END(arm1026_dma_unmap_area)
347
348 .align 5
349SYM_TYPED_FUNC_START(cpu_arm1026_dcache_clean_area)
350#ifndef CONFIG_CPU_DCACHE_DISABLE
351 mov ip, #0
3521: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
353 add r0, r0, #CACHE_DLINESIZE
354 subs r1, r1, #CACHE_DLINESIZE
355 bhi 1b
356#endif
357 ret lr
358SYM_FUNC_END(cpu_arm1026_dcache_clean_area)
359
360/* =============================== PageTable ============================== */
361
362/*
363 * cpu_arm1026_switch_mm(pgd)
364 *
365 * Set the translation base pointer to be as described by pgd.
366 *
367 * pgd: new page tables
368 */
369 .align 5
370SYM_TYPED_FUNC_START(cpu_arm1026_switch_mm)
371#ifdef CONFIG_MMU
372 mov r1, #0
373#ifndef CONFIG_CPU_DCACHE_DISABLE
3741: mrc p15, 0, APSR_nzcv, c7, c14, 3 @ test, clean, invalidate
375 bne 1b
376#endif
377#ifndef CONFIG_CPU_ICACHE_DISABLE
378 mcr p15, 0, r1, c7, c5, 0 @ invalidate I cache
379#endif
380 mcr p15, 0, r1, c7, c10, 4 @ drain WB
381 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
382 mcr p15, 0, r1, c8, c7, 0 @ invalidate I & D TLBs
383#endif
384 ret lr
385SYM_FUNC_END(cpu_arm1026_switch_mm)
386
387/*
388 * cpu_arm1026_set_pte_ext(ptep, pte, ext)
389 *
390 * Set a PTE and flush it out
391 */
392 .align 5
393SYM_TYPED_FUNC_START(cpu_arm1026_set_pte_ext)
394#ifdef CONFIG_MMU
395 armv3_set_pte_ext
396 mov r0, r0
397#ifndef CONFIG_CPU_DCACHE_DISABLE
398 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
399#endif
400#endif /* CONFIG_MMU */
401 ret lr
402SYM_FUNC_END(cpu_arm1026_set_pte_ext)
403
404 .type __arm1026_setup, #function
405__arm1026_setup:
406 mov r0, #0
407 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
408 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4
409#ifdef CONFIG_MMU
410 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
411 mcr p15, 0, r4, c2, c0 @ load page table pointer
412#endif
413#ifdef CONFIG_CPU_DCACHE_WRITETHROUGH
414 mov r0, #4 @ explicitly disable writeback
415 mcr p15, 7, r0, c15, c0, 0
416#endif
417 adr r5, arm1026_crval
418 ldmia r5, {r5, r6}
419 mrc p15, 0, r0, c1, c0 @ get control register v4
420 bic r0, r0, r5
421 orr r0, r0, r6
422#ifdef CONFIG_CPU_CACHE_ROUND_ROBIN
423 orr r0, r0, #0x4000 @ .R.. .... .... ....
424#endif
425 ret lr
426 .size __arm1026_setup, . - __arm1026_setup
427
428 /*
429 * R
430 * .RVI ZFRS BLDP WCAM
431 * .011 1001 ..11 0101
432 *
433 */
434 .type arm1026_crval, #object
435arm1026_crval:
436 crval clear=0x00007f3f, mmuset=0x00003935, ucset=0x00001934
437
438 __INITDATA
439 @ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
440 define_processor_functions arm1026, dabort=v5t_early_abort, pabort=legacy_pabort
441
442 .section .rodata
443
444 string cpu_arch_name, "armv5tej"
445 string cpu_elf_name, "v5"
446 .align
447 string cpu_arm1026_name, "ARM1026EJ-S"
448 .align
449
450 .section ".proc.info.init", "a"
451
452 .type __arm1026_proc_info,#object
453__arm1026_proc_info:
454 .long 0x4106a260 @ ARM 1026EJ-S (v5TEJ)
455 .long 0xff0ffff0
456 .long PMD_TYPE_SECT | \
457 PMD_BIT4 | \
458 PMD_SECT_AP_WRITE | \
459 PMD_SECT_AP_READ
460 .long PMD_TYPE_SECT | \
461 PMD_BIT4 | \
462 PMD_SECT_AP_WRITE | \
463 PMD_SECT_AP_READ
464 initfn __arm1026_setup, __arm1026_proc_info
465 .long cpu_arch_name
466 .long cpu_elf_name
467 .long HWCAP_SWP|HWCAP_HALF|HWCAP_THUMB|HWCAP_FAST_MULT|HWCAP_EDSP|HWCAP_JAVA
468 .long cpu_arm1026_name
469 .long arm1026_processor_functions
470 .long v4wbi_tlb_fns
471 .long v4wb_user_fns
472 .long arm1026_cache_fns
473 .size __arm1026_proc_info, . - __arm1026_proc_info