Loading...
1/*
2 * drivers/net/phy/national.c
3 *
4 * Driver for National Semiconductor PHYs
5 *
6 * Author: Stuart Menefy <stuart.menefy@st.com>
7 * Maintainer: Giuseppe Cavallaro <peppe.cavallaro@st.com>
8 *
9 * Copyright (c) 2008 STMicroelectronics Limited
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
15 *
16 */
17
18#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
19
20#include <linux/kernel.h>
21#include <linux/module.h>
22#include <linux/mii.h>
23#include <linux/ethtool.h>
24#include <linux/phy.h>
25#include <linux/netdevice.h>
26
27#define DEBUG
28
29/* DP83865 phy identifier values */
30#define DP83865_PHY_ID 0x20005c7a
31
32#define DP83865_INT_STATUS 0x14
33#define DP83865_INT_MASK 0x15
34#define DP83865_INT_CLEAR 0x17
35
36#define DP83865_INT_REMOTE_FAULT 0x0008
37#define DP83865_INT_ANE_COMPLETED 0x0010
38#define DP83865_INT_LINK_CHANGE 0xe000
39#define DP83865_INT_MASK_DEFAULT (DP83865_INT_REMOTE_FAULT | \
40 DP83865_INT_ANE_COMPLETED | \
41 DP83865_INT_LINK_CHANGE)
42
43/* Advanced proprietary configuration */
44#define NS_EXP_MEM_CTL 0x16
45#define NS_EXP_MEM_DATA 0x1d
46#define NS_EXP_MEM_ADD 0x1e
47
48#define LED_CTRL_REG 0x13
49#define AN_FALLBACK_AN 0x0001
50#define AN_FALLBACK_CRC 0x0002
51#define AN_FALLBACK_IE 0x0004
52#define ALL_FALLBACK_ON (AN_FALLBACK_AN | AN_FALLBACK_CRC | AN_FALLBACK_IE)
53
54enum hdx_loopback {
55 hdx_loopback_on = 0,
56 hdx_loopback_off = 1,
57};
58
59static u8 ns_exp_read(struct phy_device *phydev, u16 reg)
60{
61 phy_write(phydev, NS_EXP_MEM_ADD, reg);
62 return phy_read(phydev, NS_EXP_MEM_DATA);
63}
64
65static void ns_exp_write(struct phy_device *phydev, u16 reg, u8 data)
66{
67 phy_write(phydev, NS_EXP_MEM_ADD, reg);
68 phy_write(phydev, NS_EXP_MEM_DATA, data);
69}
70
71static int ns_config_intr(struct phy_device *phydev)
72{
73 int err;
74
75 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
76 err = phy_write(phydev, DP83865_INT_MASK,
77 DP83865_INT_MASK_DEFAULT);
78 else
79 err = phy_write(phydev, DP83865_INT_MASK, 0);
80
81 return err;
82}
83
84static int ns_ack_interrupt(struct phy_device *phydev)
85{
86 int ret = phy_read(phydev, DP83865_INT_STATUS);
87 if (ret < 0)
88 return ret;
89
90 /* Clear the interrupt status bit by writing a “1”
91 * to the corresponding bit in INT_CLEAR (2:0 are reserved) */
92 ret = phy_write(phydev, DP83865_INT_CLEAR, ret & ~0x7);
93
94 return ret;
95}
96
97static void ns_giga_speed_fallback(struct phy_device *phydev, int mode)
98{
99 int bmcr = phy_read(phydev, MII_BMCR);
100
101 phy_write(phydev, MII_BMCR, (bmcr | BMCR_PDOWN));
102
103 /* Enable 8 bit expended memory read/write (no auto increment) */
104 phy_write(phydev, NS_EXP_MEM_CTL, 0);
105 phy_write(phydev, NS_EXP_MEM_ADD, 0x1C0);
106 phy_write(phydev, NS_EXP_MEM_DATA, 0x0008);
107 phy_write(phydev, MII_BMCR, (bmcr & ~BMCR_PDOWN));
108 phy_write(phydev, LED_CTRL_REG, mode);
109}
110
111static void ns_10_base_t_hdx_loopack(struct phy_device *phydev, int disable)
112{
113 if (disable)
114 ns_exp_write(phydev, 0x1c0, ns_exp_read(phydev, 0x1c0) | 1);
115 else
116 ns_exp_write(phydev, 0x1c0,
117 ns_exp_read(phydev, 0x1c0) & 0xfffe);
118
119 pr_debug("10BASE-T HDX loopback %s\n",
120 (ns_exp_read(phydev, 0x1c0) & 0x0001) ? "off" : "on");
121}
122
123static int ns_config_init(struct phy_device *phydev)
124{
125 ns_giga_speed_fallback(phydev, ALL_FALLBACK_ON);
126 /* In the latest MAC or switches design, the 10 Mbps loopback
127 is desired to be turned off. */
128 ns_10_base_t_hdx_loopack(phydev, hdx_loopback_off);
129 return ns_ack_interrupt(phydev);
130}
131
132static struct phy_driver dp83865_driver[] = { {
133 .phy_id = DP83865_PHY_ID,
134 .phy_id_mask = 0xfffffff0,
135 .name = "NatSemi DP83865",
136 .features = PHY_GBIT_FEATURES,
137 .flags = PHY_HAS_INTERRUPT,
138 .config_init = ns_config_init,
139 .ack_interrupt = ns_ack_interrupt,
140 .config_intr = ns_config_intr,
141} };
142
143module_phy_driver(dp83865_driver);
144
145MODULE_DESCRIPTION("NatSemi PHY driver");
146MODULE_AUTHOR("Stuart Menefy");
147MODULE_LICENSE("GPL");
148
149static struct mdio_device_id __maybe_unused ns_tbl[] = {
150 { DP83865_PHY_ID, 0xfffffff0 },
151 { }
152};
153
154MODULE_DEVICE_TABLE(mdio, ns_tbl);
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * drivers/net/phy/national.c
4 *
5 * Driver for National Semiconductor PHYs
6 *
7 * Author: Stuart Menefy <stuart.menefy@st.com>
8 * Maintainer: Giuseppe Cavallaro <peppe.cavallaro@st.com>
9 *
10 * Copyright (c) 2008 STMicroelectronics Limited
11 */
12
13#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
14
15#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/mii.h>
18#include <linux/ethtool.h>
19#include <linux/phy.h>
20#include <linux/netdevice.h>
21
22#define DEBUG
23
24/* DP83865 phy identifier values */
25#define DP83865_PHY_ID 0x20005c7a
26
27#define DP83865_INT_STATUS 0x14
28#define DP83865_INT_MASK 0x15
29#define DP83865_INT_CLEAR 0x17
30
31#define DP83865_INT_REMOTE_FAULT 0x0008
32#define DP83865_INT_ANE_COMPLETED 0x0010
33#define DP83865_INT_LINK_CHANGE 0xe000
34#define DP83865_INT_MASK_DEFAULT (DP83865_INT_REMOTE_FAULT | \
35 DP83865_INT_ANE_COMPLETED | \
36 DP83865_INT_LINK_CHANGE)
37
38/* Advanced proprietary configuration */
39#define NS_EXP_MEM_CTL 0x16
40#define NS_EXP_MEM_DATA 0x1d
41#define NS_EXP_MEM_ADD 0x1e
42
43#define LED_CTRL_REG 0x13
44#define AN_FALLBACK_AN 0x0001
45#define AN_FALLBACK_CRC 0x0002
46#define AN_FALLBACK_IE 0x0004
47#define ALL_FALLBACK_ON (AN_FALLBACK_AN | AN_FALLBACK_CRC | AN_FALLBACK_IE)
48
49enum hdx_loopback {
50 hdx_loopback_on = 0,
51 hdx_loopback_off = 1,
52};
53
54static u8 ns_exp_read(struct phy_device *phydev, u16 reg)
55{
56 phy_write(phydev, NS_EXP_MEM_ADD, reg);
57 return phy_read(phydev, NS_EXP_MEM_DATA);
58}
59
60static void ns_exp_write(struct phy_device *phydev, u16 reg, u8 data)
61{
62 phy_write(phydev, NS_EXP_MEM_ADD, reg);
63 phy_write(phydev, NS_EXP_MEM_DATA, data);
64}
65
66static int ns_config_intr(struct phy_device *phydev)
67{
68 int err;
69
70 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
71 err = phy_write(phydev, DP83865_INT_MASK,
72 DP83865_INT_MASK_DEFAULT);
73 else
74 err = phy_write(phydev, DP83865_INT_MASK, 0);
75
76 return err;
77}
78
79static int ns_ack_interrupt(struct phy_device *phydev)
80{
81 int ret = phy_read(phydev, DP83865_INT_STATUS);
82 if (ret < 0)
83 return ret;
84
85 /* Clear the interrupt status bit by writing a “1”
86 * to the corresponding bit in INT_CLEAR (2:0 are reserved) */
87 ret = phy_write(phydev, DP83865_INT_CLEAR, ret & ~0x7);
88
89 return ret;
90}
91
92static void ns_giga_speed_fallback(struct phy_device *phydev, int mode)
93{
94 int bmcr = phy_read(phydev, MII_BMCR);
95
96 phy_write(phydev, MII_BMCR, (bmcr | BMCR_PDOWN));
97
98 /* Enable 8 bit expended memory read/write (no auto increment) */
99 phy_write(phydev, NS_EXP_MEM_CTL, 0);
100 phy_write(phydev, NS_EXP_MEM_ADD, 0x1C0);
101 phy_write(phydev, NS_EXP_MEM_DATA, 0x0008);
102 phy_write(phydev, MII_BMCR, (bmcr & ~BMCR_PDOWN));
103 phy_write(phydev, LED_CTRL_REG, mode);
104}
105
106static void ns_10_base_t_hdx_loopack(struct phy_device *phydev, int disable)
107{
108 u16 lb_dis = BIT(1);
109
110 if (disable)
111 ns_exp_write(phydev, 0x1c0,
112 ns_exp_read(phydev, 0x1c0) | lb_dis);
113 else
114 ns_exp_write(phydev, 0x1c0,
115 ns_exp_read(phydev, 0x1c0) & ~lb_dis);
116
117 pr_debug("10BASE-T HDX loopback %s\n",
118 (ns_exp_read(phydev, 0x1c0) & lb_dis) ? "off" : "on");
119}
120
121static int ns_config_init(struct phy_device *phydev)
122{
123 ns_giga_speed_fallback(phydev, ALL_FALLBACK_ON);
124 /* In the latest MAC or switches design, the 10 Mbps loopback
125 is desired to be turned off. */
126 ns_10_base_t_hdx_loopack(phydev, hdx_loopback_off);
127 return ns_ack_interrupt(phydev);
128}
129
130static struct phy_driver dp83865_driver[] = { {
131 .phy_id = DP83865_PHY_ID,
132 .phy_id_mask = 0xfffffff0,
133 .name = "NatSemi DP83865",
134 /* PHY_GBIT_FEATURES */
135 .config_init = ns_config_init,
136 .ack_interrupt = ns_ack_interrupt,
137 .config_intr = ns_config_intr,
138} };
139
140module_phy_driver(dp83865_driver);
141
142MODULE_DESCRIPTION("NatSemi PHY driver");
143MODULE_AUTHOR("Stuart Menefy");
144MODULE_LICENSE("GPL");
145
146static struct mdio_device_id __maybe_unused ns_tbl[] = {
147 { DP83865_PHY_ID, 0xfffffff0 },
148 { }
149};
150
151MODULE_DEVICE_TABLE(mdio, ns_tbl);