Loading...
1/*
2 * Marvell 10G 88x3310 PHY driver
3 *
4 * Based upon the ID registers, this PHY appears to be a mixture of IPs
5 * from two different companies.
6 *
7 * There appears to be several different data paths through the PHY which
8 * are automatically managed by the PHY. The following has been determined
9 * via observation and experimentation for a setup using single-lane Serdes:
10 *
11 * SGMII PHYXS -- BASE-T PCS -- 10G PMA -- AN -- Copper (for <= 1G)
12 * 10GBASE-KR PHYXS -- BASE-T PCS -- 10G PMA -- AN -- Copper (for 10G)
13 * 10GBASE-KR PHYXS -- BASE-R PCS -- Fiber
14 *
15 * With XAUI, observation shows:
16 *
17 * XAUI PHYXS -- <appropriate PCS as above>
18 *
19 * and no switching of the host interface mode occurs.
20 *
21 * If both the fiber and copper ports are connected, the first to gain
22 * link takes priority and the other port is completely locked out.
23 */
24#include <linux/ctype.h>
25#include <linux/hwmon.h>
26#include <linux/marvell_phy.h>
27#include <linux/phy.h>
28
29enum {
30 MV_PCS_BASE_T = 0x0000,
31 MV_PCS_BASE_R = 0x1000,
32 MV_PCS_1000BASEX = 0x2000,
33
34 MV_PCS_PAIRSWAP = 0x8182,
35 MV_PCS_PAIRSWAP_MASK = 0x0003,
36 MV_PCS_PAIRSWAP_AB = 0x0002,
37 MV_PCS_PAIRSWAP_NONE = 0x0003,
38
39 /* These registers appear at 0x800X and 0xa00X - the 0xa00X control
40 * registers appear to set themselves to the 0x800X when AN is
41 * restarted, but status registers appear readable from either.
42 */
43 MV_AN_CTRL1000 = 0x8000, /* 1000base-T control register */
44 MV_AN_STAT1000 = 0x8001, /* 1000base-T status register */
45
46 /* Vendor2 MMD registers */
47 MV_V2_TEMP_CTRL = 0xf08a,
48 MV_V2_TEMP_CTRL_MASK = 0xc000,
49 MV_V2_TEMP_CTRL_SAMPLE = 0x0000,
50 MV_V2_TEMP_CTRL_DISABLE = 0xc000,
51 MV_V2_TEMP = 0xf08c,
52 MV_V2_TEMP_UNKNOWN = 0x9600, /* unknown function */
53};
54
55struct mv3310_priv {
56 struct device *hwmon_dev;
57 char *hwmon_name;
58};
59
60static int mv3310_modify(struct phy_device *phydev, int devad, u16 reg,
61 u16 mask, u16 bits)
62{
63 int old, val, ret;
64
65 old = phy_read_mmd(phydev, devad, reg);
66 if (old < 0)
67 return old;
68
69 val = (old & ~mask) | (bits & mask);
70 if (val == old)
71 return 0;
72
73 ret = phy_write_mmd(phydev, devad, reg, val);
74
75 return ret < 0 ? ret : 1;
76}
77
78#ifdef CONFIG_HWMON
79static umode_t mv3310_hwmon_is_visible(const void *data,
80 enum hwmon_sensor_types type,
81 u32 attr, int channel)
82{
83 if (type == hwmon_chip && attr == hwmon_chip_update_interval)
84 return 0444;
85 if (type == hwmon_temp && attr == hwmon_temp_input)
86 return 0444;
87 return 0;
88}
89
90static int mv3310_hwmon_read(struct device *dev, enum hwmon_sensor_types type,
91 u32 attr, int channel, long *value)
92{
93 struct phy_device *phydev = dev_get_drvdata(dev);
94 int temp;
95
96 if (type == hwmon_chip && attr == hwmon_chip_update_interval) {
97 *value = MSEC_PER_SEC;
98 return 0;
99 }
100
101 if (type == hwmon_temp && attr == hwmon_temp_input) {
102 temp = phy_read_mmd(phydev, MDIO_MMD_VEND2, MV_V2_TEMP);
103 if (temp < 0)
104 return temp;
105
106 *value = ((temp & 0xff) - 75) * 1000;
107
108 return 0;
109 }
110
111 return -EOPNOTSUPP;
112}
113
114static const struct hwmon_ops mv3310_hwmon_ops = {
115 .is_visible = mv3310_hwmon_is_visible,
116 .read = mv3310_hwmon_read,
117};
118
119static u32 mv3310_hwmon_chip_config[] = {
120 HWMON_C_REGISTER_TZ | HWMON_C_UPDATE_INTERVAL,
121 0,
122};
123
124static const struct hwmon_channel_info mv3310_hwmon_chip = {
125 .type = hwmon_chip,
126 .config = mv3310_hwmon_chip_config,
127};
128
129static u32 mv3310_hwmon_temp_config[] = {
130 HWMON_T_INPUT,
131 0,
132};
133
134static const struct hwmon_channel_info mv3310_hwmon_temp = {
135 .type = hwmon_temp,
136 .config = mv3310_hwmon_temp_config,
137};
138
139static const struct hwmon_channel_info *mv3310_hwmon_info[] = {
140 &mv3310_hwmon_chip,
141 &mv3310_hwmon_temp,
142 NULL,
143};
144
145static const struct hwmon_chip_info mv3310_hwmon_chip_info = {
146 .ops = &mv3310_hwmon_ops,
147 .info = mv3310_hwmon_info,
148};
149
150static int mv3310_hwmon_config(struct phy_device *phydev, bool enable)
151{
152 u16 val;
153 int ret;
154
155 ret = phy_write_mmd(phydev, MDIO_MMD_VEND2, MV_V2_TEMP,
156 MV_V2_TEMP_UNKNOWN);
157 if (ret < 0)
158 return ret;
159
160 val = enable ? MV_V2_TEMP_CTRL_SAMPLE : MV_V2_TEMP_CTRL_DISABLE;
161 ret = mv3310_modify(phydev, MDIO_MMD_VEND2, MV_V2_TEMP_CTRL,
162 MV_V2_TEMP_CTRL_MASK, val);
163
164 return ret < 0 ? ret : 0;
165}
166
167static void mv3310_hwmon_disable(void *data)
168{
169 struct phy_device *phydev = data;
170
171 mv3310_hwmon_config(phydev, false);
172}
173
174static int mv3310_hwmon_probe(struct phy_device *phydev)
175{
176 struct device *dev = &phydev->mdio.dev;
177 struct mv3310_priv *priv = dev_get_drvdata(&phydev->mdio.dev);
178 int i, j, ret;
179
180 priv->hwmon_name = devm_kstrdup(dev, dev_name(dev), GFP_KERNEL);
181 if (!priv->hwmon_name)
182 return -ENODEV;
183
184 for (i = j = 0; priv->hwmon_name[i]; i++) {
185 if (isalnum(priv->hwmon_name[i])) {
186 if (i != j)
187 priv->hwmon_name[j] = priv->hwmon_name[i];
188 j++;
189 }
190 }
191 priv->hwmon_name[j] = '\0';
192
193 ret = mv3310_hwmon_config(phydev, true);
194 if (ret)
195 return ret;
196
197 ret = devm_add_action_or_reset(dev, mv3310_hwmon_disable, phydev);
198 if (ret)
199 return ret;
200
201 priv->hwmon_dev = devm_hwmon_device_register_with_info(dev,
202 priv->hwmon_name, phydev,
203 &mv3310_hwmon_chip_info, NULL);
204
205 return PTR_ERR_OR_ZERO(priv->hwmon_dev);
206}
207#else
208static inline int mv3310_hwmon_config(struct phy_device *phydev, bool enable)
209{
210 return 0;
211}
212
213static int mv3310_hwmon_probe(struct phy_device *phydev)
214{
215 return 0;
216}
217#endif
218
219static int mv3310_probe(struct phy_device *phydev)
220{
221 struct mv3310_priv *priv;
222 u32 mmd_mask = MDIO_DEVS_PMAPMD | MDIO_DEVS_AN;
223 int ret;
224
225 if (!phydev->is_c45 ||
226 (phydev->c45_ids.devices_in_package & mmd_mask) != mmd_mask)
227 return -ENODEV;
228
229 priv = devm_kzalloc(&phydev->mdio.dev, sizeof(*priv), GFP_KERNEL);
230 if (!priv)
231 return -ENOMEM;
232
233 dev_set_drvdata(&phydev->mdio.dev, priv);
234
235 ret = mv3310_hwmon_probe(phydev);
236 if (ret)
237 return ret;
238
239 return 0;
240}
241
242static int mv3310_suspend(struct phy_device *phydev)
243{
244 return 0;
245}
246
247static int mv3310_resume(struct phy_device *phydev)
248{
249 return mv3310_hwmon_config(phydev, true);
250}
251
252static int mv3310_config_init(struct phy_device *phydev)
253{
254 __ETHTOOL_DECLARE_LINK_MODE_MASK(supported) = { 0, };
255 u32 mask;
256 int val;
257
258 /* Check that the PHY interface type is compatible */
259 if (phydev->interface != PHY_INTERFACE_MODE_SGMII &&
260 phydev->interface != PHY_INTERFACE_MODE_XAUI &&
261 phydev->interface != PHY_INTERFACE_MODE_RXAUI &&
262 phydev->interface != PHY_INTERFACE_MODE_10GKR)
263 return -ENODEV;
264
265 __set_bit(ETHTOOL_LINK_MODE_Pause_BIT, supported);
266 __set_bit(ETHTOOL_LINK_MODE_Asym_Pause_BIT, supported);
267
268 if (phydev->c45_ids.devices_in_package & MDIO_DEVS_AN) {
269 val = phy_read_mmd(phydev, MDIO_MMD_AN, MDIO_STAT1);
270 if (val < 0)
271 return val;
272
273 if (val & MDIO_AN_STAT1_ABLE)
274 __set_bit(ETHTOOL_LINK_MODE_Autoneg_BIT, supported);
275 }
276
277 val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_STAT2);
278 if (val < 0)
279 return val;
280
281 /* Ethtool does not support the WAN mode bits */
282 if (val & (MDIO_PMA_STAT2_10GBSR | MDIO_PMA_STAT2_10GBLR |
283 MDIO_PMA_STAT2_10GBER | MDIO_PMA_STAT2_10GBLX4 |
284 MDIO_PMA_STAT2_10GBSW | MDIO_PMA_STAT2_10GBLW |
285 MDIO_PMA_STAT2_10GBEW))
286 __set_bit(ETHTOOL_LINK_MODE_FIBRE_BIT, supported);
287 if (val & MDIO_PMA_STAT2_10GBSR)
288 __set_bit(ETHTOOL_LINK_MODE_10000baseSR_Full_BIT, supported);
289 if (val & MDIO_PMA_STAT2_10GBLR)
290 __set_bit(ETHTOOL_LINK_MODE_10000baseLR_Full_BIT, supported);
291 if (val & MDIO_PMA_STAT2_10GBER)
292 __set_bit(ETHTOOL_LINK_MODE_10000baseER_Full_BIT, supported);
293
294 if (val & MDIO_PMA_STAT2_EXTABLE) {
295 val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_EXTABLE);
296 if (val < 0)
297 return val;
298
299 if (val & (MDIO_PMA_EXTABLE_10GBT | MDIO_PMA_EXTABLE_1000BT |
300 MDIO_PMA_EXTABLE_100BTX | MDIO_PMA_EXTABLE_10BT))
301 __set_bit(ETHTOOL_LINK_MODE_TP_BIT, supported);
302 if (val & MDIO_PMA_EXTABLE_10GBLRM)
303 __set_bit(ETHTOOL_LINK_MODE_FIBRE_BIT, supported);
304 if (val & (MDIO_PMA_EXTABLE_10GBKX4 | MDIO_PMA_EXTABLE_10GBKR |
305 MDIO_PMA_EXTABLE_1000BKX))
306 __set_bit(ETHTOOL_LINK_MODE_Backplane_BIT, supported);
307 if (val & MDIO_PMA_EXTABLE_10GBLRM)
308 __set_bit(ETHTOOL_LINK_MODE_10000baseLRM_Full_BIT,
309 supported);
310 if (val & MDIO_PMA_EXTABLE_10GBT)
311 __set_bit(ETHTOOL_LINK_MODE_10000baseT_Full_BIT,
312 supported);
313 if (val & MDIO_PMA_EXTABLE_10GBKX4)
314 __set_bit(ETHTOOL_LINK_MODE_10000baseKX4_Full_BIT,
315 supported);
316 if (val & MDIO_PMA_EXTABLE_10GBKR)
317 __set_bit(ETHTOOL_LINK_MODE_10000baseKR_Full_BIT,
318 supported);
319 if (val & MDIO_PMA_EXTABLE_1000BT)
320 __set_bit(ETHTOOL_LINK_MODE_1000baseT_Full_BIT,
321 supported);
322 if (val & MDIO_PMA_EXTABLE_1000BKX)
323 __set_bit(ETHTOOL_LINK_MODE_1000baseKX_Full_BIT,
324 supported);
325 if (val & MDIO_PMA_EXTABLE_100BTX) {
326 __set_bit(ETHTOOL_LINK_MODE_100baseT_Full_BIT,
327 supported);
328 __set_bit(ETHTOOL_LINK_MODE_100baseT_Half_BIT,
329 supported);
330 }
331 if (val & MDIO_PMA_EXTABLE_10BT) {
332 __set_bit(ETHTOOL_LINK_MODE_10baseT_Full_BIT,
333 supported);
334 __set_bit(ETHTOOL_LINK_MODE_10baseT_Half_BIT,
335 supported);
336 }
337 }
338
339 if (!ethtool_convert_link_mode_to_legacy_u32(&mask, supported))
340 dev_warn(&phydev->mdio.dev,
341 "PHY supports (%*pb) more modes than phylib supports, some modes not supported.\n",
342 __ETHTOOL_LINK_MODE_MASK_NBITS, supported);
343
344 phydev->supported &= mask;
345 phydev->advertising &= phydev->supported;
346
347 return 0;
348}
349
350static int mv3310_config_aneg(struct phy_device *phydev)
351{
352 bool changed = false;
353 u32 advertising;
354 int ret;
355
356 /* We don't support manual MDI control */
357 phydev->mdix_ctrl = ETH_TP_MDI_AUTO;
358
359 if (phydev->autoneg == AUTONEG_DISABLE) {
360 ret = genphy_c45_pma_setup_forced(phydev);
361 if (ret < 0)
362 return ret;
363
364 return genphy_c45_an_disable_aneg(phydev);
365 }
366
367 phydev->advertising &= phydev->supported;
368 advertising = phydev->advertising;
369
370 ret = mv3310_modify(phydev, MDIO_MMD_AN, MDIO_AN_ADVERTISE,
371 ADVERTISE_ALL | ADVERTISE_100BASE4 |
372 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM,
373 ethtool_adv_to_mii_adv_t(advertising));
374 if (ret < 0)
375 return ret;
376 if (ret > 0)
377 changed = true;
378
379 ret = mv3310_modify(phydev, MDIO_MMD_AN, MV_AN_CTRL1000,
380 ADVERTISE_1000FULL | ADVERTISE_1000HALF,
381 ethtool_adv_to_mii_ctrl1000_t(advertising));
382 if (ret < 0)
383 return ret;
384 if (ret > 0)
385 changed = true;
386
387 /* 10G control register */
388 ret = mv3310_modify(phydev, MDIO_MMD_AN, MDIO_AN_10GBT_CTRL,
389 MDIO_AN_10GBT_CTRL_ADV10G,
390 advertising & ADVERTISED_10000baseT_Full ?
391 MDIO_AN_10GBT_CTRL_ADV10G : 0);
392 if (ret < 0)
393 return ret;
394 if (ret > 0)
395 changed = true;
396
397 if (changed)
398 ret = genphy_c45_restart_aneg(phydev);
399
400 return ret;
401}
402
403static int mv3310_aneg_done(struct phy_device *phydev)
404{
405 int val;
406
407 val = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_BASE_R + MDIO_STAT1);
408 if (val < 0)
409 return val;
410
411 if (val & MDIO_STAT1_LSTATUS)
412 return 1;
413
414 return genphy_c45_aneg_done(phydev);
415}
416
417static void mv3310_update_interface(struct phy_device *phydev)
418{
419 if ((phydev->interface == PHY_INTERFACE_MODE_SGMII ||
420 phydev->interface == PHY_INTERFACE_MODE_10GKR) && phydev->link) {
421 /* The PHY automatically switches its serdes interface (and
422 * active PHYXS instance) between Cisco SGMII and 10GBase-KR
423 * modes according to the speed. Florian suggests setting
424 * phydev->interface to communicate this to the MAC. Only do
425 * this if we are already in either SGMII or 10GBase-KR mode.
426 */
427 if (phydev->speed == SPEED_10000)
428 phydev->interface = PHY_INTERFACE_MODE_10GKR;
429 else if (phydev->speed >= SPEED_10 &&
430 phydev->speed < SPEED_10000)
431 phydev->interface = PHY_INTERFACE_MODE_SGMII;
432 }
433}
434
435/* 10GBASE-ER,LR,LRM,SR do not support autonegotiation. */
436static int mv3310_read_10gbr_status(struct phy_device *phydev)
437{
438 phydev->link = 1;
439 phydev->speed = SPEED_10000;
440 phydev->duplex = DUPLEX_FULL;
441
442 mv3310_update_interface(phydev);
443
444 return 0;
445}
446
447static int mv3310_read_status(struct phy_device *phydev)
448{
449 u32 mmd_mask = phydev->c45_ids.devices_in_package;
450 int val;
451
452 /* The vendor devads do not report link status. Avoid the PHYXS
453 * instance as there are three, and its status depends on the MAC
454 * being appropriately configured for the negotiated speed.
455 */
456 mmd_mask &= ~(BIT(MDIO_MMD_VEND1) | BIT(MDIO_MMD_VEND2) |
457 BIT(MDIO_MMD_PHYXS));
458
459 phydev->speed = SPEED_UNKNOWN;
460 phydev->duplex = DUPLEX_UNKNOWN;
461 phydev->lp_advertising = 0;
462 phydev->link = 0;
463 phydev->pause = 0;
464 phydev->asym_pause = 0;
465 phydev->mdix = 0;
466
467 val = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_BASE_R + MDIO_STAT1);
468 if (val < 0)
469 return val;
470
471 if (val & MDIO_STAT1_LSTATUS)
472 return mv3310_read_10gbr_status(phydev);
473
474 val = genphy_c45_read_link(phydev, mmd_mask);
475 if (val < 0)
476 return val;
477
478 phydev->link = val > 0 ? 1 : 0;
479
480 val = phy_read_mmd(phydev, MDIO_MMD_AN, MDIO_STAT1);
481 if (val < 0)
482 return val;
483
484 if (val & MDIO_AN_STAT1_COMPLETE) {
485 val = genphy_c45_read_lpa(phydev);
486 if (val < 0)
487 return val;
488
489 /* Read the link partner's 1G advertisement */
490 val = phy_read_mmd(phydev, MDIO_MMD_AN, MV_AN_STAT1000);
491 if (val < 0)
492 return val;
493
494 phydev->lp_advertising |= mii_stat1000_to_ethtool_lpa_t(val);
495
496 if (phydev->autoneg == AUTONEG_ENABLE)
497 phy_resolve_aneg_linkmode(phydev);
498 }
499
500 if (phydev->autoneg != AUTONEG_ENABLE) {
501 val = genphy_c45_read_pma(phydev);
502 if (val < 0)
503 return val;
504 }
505
506 if (phydev->speed == SPEED_10000) {
507 val = genphy_c45_read_mdix(phydev);
508 if (val < 0)
509 return val;
510 } else {
511 val = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_PAIRSWAP);
512 if (val < 0)
513 return val;
514
515 switch (val & MV_PCS_PAIRSWAP_MASK) {
516 case MV_PCS_PAIRSWAP_AB:
517 phydev->mdix = ETH_TP_MDI_X;
518 break;
519 case MV_PCS_PAIRSWAP_NONE:
520 phydev->mdix = ETH_TP_MDI;
521 break;
522 default:
523 phydev->mdix = ETH_TP_MDI_INVALID;
524 break;
525 }
526 }
527
528 mv3310_update_interface(phydev);
529
530 return 0;
531}
532
533static struct phy_driver mv3310_drivers[] = {
534 {
535 .phy_id = 0x002b09aa,
536 .phy_id_mask = MARVELL_PHY_ID_MASK,
537 .name = "mv88x3310",
538 .features = SUPPORTED_10baseT_Full |
539 SUPPORTED_10baseT_Half |
540 SUPPORTED_100baseT_Full |
541 SUPPORTED_100baseT_Half |
542 SUPPORTED_1000baseT_Full |
543 SUPPORTED_Autoneg |
544 SUPPORTED_TP |
545 SUPPORTED_FIBRE |
546 SUPPORTED_10000baseT_Full |
547 SUPPORTED_Backplane,
548 .soft_reset = gen10g_no_soft_reset,
549 .config_init = mv3310_config_init,
550 .probe = mv3310_probe,
551 .suspend = mv3310_suspend,
552 .resume = mv3310_resume,
553 .config_aneg = mv3310_config_aneg,
554 .aneg_done = mv3310_aneg_done,
555 .read_status = mv3310_read_status,
556 },
557};
558
559module_phy_driver(mv3310_drivers);
560
561static struct mdio_device_id __maybe_unused mv3310_tbl[] = {
562 { 0x002b09aa, MARVELL_PHY_ID_MASK },
563 { },
564};
565MODULE_DEVICE_TABLE(mdio, mv3310_tbl);
566MODULE_DESCRIPTION("Marvell Alaska X 10Gigabit Ethernet PHY driver (MV88X3310)");
567MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Marvell 10G 88x3310 PHY driver
4 *
5 * Based upon the ID registers, this PHY appears to be a mixture of IPs
6 * from two different companies.
7 *
8 * There appears to be several different data paths through the PHY which
9 * are automatically managed by the PHY. The following has been determined
10 * via observation and experimentation for a setup using single-lane Serdes:
11 *
12 * SGMII PHYXS -- BASE-T PCS -- 10G PMA -- AN -- Copper (for <= 1G)
13 * 10GBASE-KR PHYXS -- BASE-T PCS -- 10G PMA -- AN -- Copper (for 10G)
14 * 10GBASE-KR PHYXS -- BASE-R PCS -- Fiber
15 *
16 * With XAUI, observation shows:
17 *
18 * XAUI PHYXS -- <appropriate PCS as above>
19 *
20 * and no switching of the host interface mode occurs.
21 *
22 * If both the fiber and copper ports are connected, the first to gain
23 * link takes priority and the other port is completely locked out.
24 */
25#include <linux/ctype.h>
26#include <linux/delay.h>
27#include <linux/hwmon.h>
28#include <linux/marvell_phy.h>
29#include <linux/phy.h>
30#include <linux/sfp.h>
31
32#define MV_PHY_ALASKA_NBT_QUIRK_MASK 0xfffffffe
33#define MV_PHY_ALASKA_NBT_QUIRK_REV (MARVELL_PHY_ID_88X3310 | 0xa)
34
35enum {
36 MV_PMA_FW_VER0 = 0xc011,
37 MV_PMA_FW_VER1 = 0xc012,
38 MV_PMA_BOOT = 0xc050,
39 MV_PMA_BOOT_FATAL = BIT(0),
40
41 MV_PCS_BASE_T = 0x0000,
42 MV_PCS_BASE_R = 0x1000,
43 MV_PCS_1000BASEX = 0x2000,
44
45 MV_PCS_CSCR1 = 0x8000,
46 MV_PCS_CSCR1_ED_MASK = 0x0300,
47 MV_PCS_CSCR1_ED_OFF = 0x0000,
48 MV_PCS_CSCR1_ED_RX = 0x0200,
49 MV_PCS_CSCR1_ED_NLP = 0x0300,
50 MV_PCS_CSCR1_MDIX_MASK = 0x0060,
51 MV_PCS_CSCR1_MDIX_MDI = 0x0000,
52 MV_PCS_CSCR1_MDIX_MDIX = 0x0020,
53 MV_PCS_CSCR1_MDIX_AUTO = 0x0060,
54
55 MV_PCS_CSSR1 = 0x8008,
56 MV_PCS_CSSR1_SPD1_MASK = 0xc000,
57 MV_PCS_CSSR1_SPD1_SPD2 = 0xc000,
58 MV_PCS_CSSR1_SPD1_1000 = 0x8000,
59 MV_PCS_CSSR1_SPD1_100 = 0x4000,
60 MV_PCS_CSSR1_SPD1_10 = 0x0000,
61 MV_PCS_CSSR1_DUPLEX_FULL= BIT(13),
62 MV_PCS_CSSR1_RESOLVED = BIT(11),
63 MV_PCS_CSSR1_MDIX = BIT(6),
64 MV_PCS_CSSR1_SPD2_MASK = 0x000c,
65 MV_PCS_CSSR1_SPD2_5000 = 0x0008,
66 MV_PCS_CSSR1_SPD2_2500 = 0x0004,
67 MV_PCS_CSSR1_SPD2_10000 = 0x0000,
68
69 /* Temperature read register (88E2110 only) */
70 MV_PCS_TEMP = 0x8042,
71
72 /* These registers appear at 0x800X and 0xa00X - the 0xa00X control
73 * registers appear to set themselves to the 0x800X when AN is
74 * restarted, but status registers appear readable from either.
75 */
76 MV_AN_CTRL1000 = 0x8000, /* 1000base-T control register */
77 MV_AN_STAT1000 = 0x8001, /* 1000base-T status register */
78
79 /* Vendor2 MMD registers */
80 MV_V2_PORT_CTRL = 0xf001,
81 MV_V2_PORT_CTRL_SWRST = BIT(15),
82 MV_V2_PORT_CTRL_PWRDOWN = BIT(11),
83 MV_V2_PORT_MAC_TYPE_MASK = 0x7,
84 MV_V2_PORT_MAC_TYPE_RATE_MATCH = 0x6,
85 /* Temperature control/read registers (88X3310 only) */
86 MV_V2_TEMP_CTRL = 0xf08a,
87 MV_V2_TEMP_CTRL_MASK = 0xc000,
88 MV_V2_TEMP_CTRL_SAMPLE = 0x0000,
89 MV_V2_TEMP_CTRL_DISABLE = 0xc000,
90 MV_V2_TEMP = 0xf08c,
91 MV_V2_TEMP_UNKNOWN = 0x9600, /* unknown function */
92};
93
94struct mv3310_priv {
95 u32 firmware_ver;
96 bool rate_match;
97
98 struct device *hwmon_dev;
99 char *hwmon_name;
100};
101
102#ifdef CONFIG_HWMON
103static umode_t mv3310_hwmon_is_visible(const void *data,
104 enum hwmon_sensor_types type,
105 u32 attr, int channel)
106{
107 if (type == hwmon_chip && attr == hwmon_chip_update_interval)
108 return 0444;
109 if (type == hwmon_temp && attr == hwmon_temp_input)
110 return 0444;
111 return 0;
112}
113
114static int mv3310_hwmon_read_temp_reg(struct phy_device *phydev)
115{
116 return phy_read_mmd(phydev, MDIO_MMD_VEND2, MV_V2_TEMP);
117}
118
119static int mv2110_hwmon_read_temp_reg(struct phy_device *phydev)
120{
121 return phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_TEMP);
122}
123
124static int mv10g_hwmon_read_temp_reg(struct phy_device *phydev)
125{
126 if (phydev->drv->phy_id == MARVELL_PHY_ID_88X3310)
127 return mv3310_hwmon_read_temp_reg(phydev);
128 else /* MARVELL_PHY_ID_88E2110 */
129 return mv2110_hwmon_read_temp_reg(phydev);
130}
131
132static int mv3310_hwmon_read(struct device *dev, enum hwmon_sensor_types type,
133 u32 attr, int channel, long *value)
134{
135 struct phy_device *phydev = dev_get_drvdata(dev);
136 int temp;
137
138 if (type == hwmon_chip && attr == hwmon_chip_update_interval) {
139 *value = MSEC_PER_SEC;
140 return 0;
141 }
142
143 if (type == hwmon_temp && attr == hwmon_temp_input) {
144 temp = mv10g_hwmon_read_temp_reg(phydev);
145 if (temp < 0)
146 return temp;
147
148 *value = ((temp & 0xff) - 75) * 1000;
149
150 return 0;
151 }
152
153 return -EOPNOTSUPP;
154}
155
156static const struct hwmon_ops mv3310_hwmon_ops = {
157 .is_visible = mv3310_hwmon_is_visible,
158 .read = mv3310_hwmon_read,
159};
160
161static u32 mv3310_hwmon_chip_config[] = {
162 HWMON_C_REGISTER_TZ | HWMON_C_UPDATE_INTERVAL,
163 0,
164};
165
166static const struct hwmon_channel_info mv3310_hwmon_chip = {
167 .type = hwmon_chip,
168 .config = mv3310_hwmon_chip_config,
169};
170
171static u32 mv3310_hwmon_temp_config[] = {
172 HWMON_T_INPUT,
173 0,
174};
175
176static const struct hwmon_channel_info mv3310_hwmon_temp = {
177 .type = hwmon_temp,
178 .config = mv3310_hwmon_temp_config,
179};
180
181static const struct hwmon_channel_info *mv3310_hwmon_info[] = {
182 &mv3310_hwmon_chip,
183 &mv3310_hwmon_temp,
184 NULL,
185};
186
187static const struct hwmon_chip_info mv3310_hwmon_chip_info = {
188 .ops = &mv3310_hwmon_ops,
189 .info = mv3310_hwmon_info,
190};
191
192static int mv3310_hwmon_config(struct phy_device *phydev, bool enable)
193{
194 u16 val;
195 int ret;
196
197 if (phydev->drv->phy_id != MARVELL_PHY_ID_88X3310)
198 return 0;
199
200 ret = phy_write_mmd(phydev, MDIO_MMD_VEND2, MV_V2_TEMP,
201 MV_V2_TEMP_UNKNOWN);
202 if (ret < 0)
203 return ret;
204
205 val = enable ? MV_V2_TEMP_CTRL_SAMPLE : MV_V2_TEMP_CTRL_DISABLE;
206
207 return phy_modify_mmd(phydev, MDIO_MMD_VEND2, MV_V2_TEMP_CTRL,
208 MV_V2_TEMP_CTRL_MASK, val);
209}
210
211static int mv3310_hwmon_probe(struct phy_device *phydev)
212{
213 struct device *dev = &phydev->mdio.dev;
214 struct mv3310_priv *priv = dev_get_drvdata(&phydev->mdio.dev);
215 int i, j, ret;
216
217 priv->hwmon_name = devm_kstrdup(dev, dev_name(dev), GFP_KERNEL);
218 if (!priv->hwmon_name)
219 return -ENODEV;
220
221 for (i = j = 0; priv->hwmon_name[i]; i++) {
222 if (isalnum(priv->hwmon_name[i])) {
223 if (i != j)
224 priv->hwmon_name[j] = priv->hwmon_name[i];
225 j++;
226 }
227 }
228 priv->hwmon_name[j] = '\0';
229
230 ret = mv3310_hwmon_config(phydev, true);
231 if (ret)
232 return ret;
233
234 priv->hwmon_dev = devm_hwmon_device_register_with_info(dev,
235 priv->hwmon_name, phydev,
236 &mv3310_hwmon_chip_info, NULL);
237
238 return PTR_ERR_OR_ZERO(priv->hwmon_dev);
239}
240#else
241static inline int mv3310_hwmon_config(struct phy_device *phydev, bool enable)
242{
243 return 0;
244}
245
246static int mv3310_hwmon_probe(struct phy_device *phydev)
247{
248 return 0;
249}
250#endif
251
252static int mv3310_power_down(struct phy_device *phydev)
253{
254 return phy_set_bits_mmd(phydev, MDIO_MMD_VEND2, MV_V2_PORT_CTRL,
255 MV_V2_PORT_CTRL_PWRDOWN);
256}
257
258static int mv3310_power_up(struct phy_device *phydev)
259{
260 struct mv3310_priv *priv = dev_get_drvdata(&phydev->mdio.dev);
261 int ret;
262
263 ret = phy_clear_bits_mmd(phydev, MDIO_MMD_VEND2, MV_V2_PORT_CTRL,
264 MV_V2_PORT_CTRL_PWRDOWN);
265
266 if (phydev->drv->phy_id != MARVELL_PHY_ID_88X3310 ||
267 priv->firmware_ver < 0x00030000)
268 return ret;
269
270 return phy_set_bits_mmd(phydev, MDIO_MMD_VEND2, MV_V2_PORT_CTRL,
271 MV_V2_PORT_CTRL_SWRST);
272}
273
274static int mv3310_reset(struct phy_device *phydev, u32 unit)
275{
276 int val, err;
277
278 err = phy_modify_mmd(phydev, MDIO_MMD_PCS, unit + MDIO_CTRL1,
279 MDIO_CTRL1_RESET, MDIO_CTRL1_RESET);
280 if (err < 0)
281 return err;
282
283 return phy_read_mmd_poll_timeout(phydev, MDIO_MMD_PCS,
284 unit + MDIO_CTRL1, val,
285 !(val & MDIO_CTRL1_RESET),
286 5000, 100000, true);
287}
288
289static int mv3310_get_edpd(struct phy_device *phydev, u16 *edpd)
290{
291 int val;
292
293 val = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_CSCR1);
294 if (val < 0)
295 return val;
296
297 switch (val & MV_PCS_CSCR1_ED_MASK) {
298 case MV_PCS_CSCR1_ED_NLP:
299 *edpd = 1000;
300 break;
301 case MV_PCS_CSCR1_ED_RX:
302 *edpd = ETHTOOL_PHY_EDPD_NO_TX;
303 break;
304 default:
305 *edpd = ETHTOOL_PHY_EDPD_DISABLE;
306 break;
307 }
308 return 0;
309}
310
311static int mv3310_set_edpd(struct phy_device *phydev, u16 edpd)
312{
313 u16 val;
314 int err;
315
316 switch (edpd) {
317 case 1000:
318 case ETHTOOL_PHY_EDPD_DFLT_TX_MSECS:
319 val = MV_PCS_CSCR1_ED_NLP;
320 break;
321
322 case ETHTOOL_PHY_EDPD_NO_TX:
323 val = MV_PCS_CSCR1_ED_RX;
324 break;
325
326 case ETHTOOL_PHY_EDPD_DISABLE:
327 val = MV_PCS_CSCR1_ED_OFF;
328 break;
329
330 default:
331 return -EINVAL;
332 }
333
334 err = phy_modify_mmd_changed(phydev, MDIO_MMD_PCS, MV_PCS_CSCR1,
335 MV_PCS_CSCR1_ED_MASK, val);
336 if (err > 0)
337 err = mv3310_reset(phydev, MV_PCS_BASE_T);
338
339 return err;
340}
341
342static int mv3310_sfp_insert(void *upstream, const struct sfp_eeprom_id *id)
343{
344 struct phy_device *phydev = upstream;
345 __ETHTOOL_DECLARE_LINK_MODE_MASK(support) = { 0, };
346 phy_interface_t iface;
347
348 sfp_parse_support(phydev->sfp_bus, id, support);
349 iface = sfp_select_interface(phydev->sfp_bus, support);
350
351 if (iface != PHY_INTERFACE_MODE_10GBASER) {
352 dev_err(&phydev->mdio.dev, "incompatible SFP module inserted\n");
353 return -EINVAL;
354 }
355 return 0;
356}
357
358static const struct sfp_upstream_ops mv3310_sfp_ops = {
359 .attach = phy_sfp_attach,
360 .detach = phy_sfp_detach,
361 .module_insert = mv3310_sfp_insert,
362};
363
364static int mv3310_probe(struct phy_device *phydev)
365{
366 struct mv3310_priv *priv;
367 u32 mmd_mask = MDIO_DEVS_PMAPMD | MDIO_DEVS_AN;
368 int ret;
369
370 if (!phydev->is_c45 ||
371 (phydev->c45_ids.devices_in_package & mmd_mask) != mmd_mask)
372 return -ENODEV;
373
374 ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MV_PMA_BOOT);
375 if (ret < 0)
376 return ret;
377
378 if (ret & MV_PMA_BOOT_FATAL) {
379 dev_warn(&phydev->mdio.dev,
380 "PHY failed to boot firmware, status=%04x\n", ret);
381 return -ENODEV;
382 }
383
384 priv = devm_kzalloc(&phydev->mdio.dev, sizeof(*priv), GFP_KERNEL);
385 if (!priv)
386 return -ENOMEM;
387
388 dev_set_drvdata(&phydev->mdio.dev, priv);
389
390 ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MV_PMA_FW_VER0);
391 if (ret < 0)
392 return ret;
393
394 priv->firmware_ver = ret << 16;
395
396 ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MV_PMA_FW_VER1);
397 if (ret < 0)
398 return ret;
399
400 priv->firmware_ver |= ret;
401
402 phydev_info(phydev, "Firmware version %u.%u.%u.%u\n",
403 priv->firmware_ver >> 24, (priv->firmware_ver >> 16) & 255,
404 (priv->firmware_ver >> 8) & 255, priv->firmware_ver & 255);
405
406 /* Powering down the port when not in use saves about 600mW */
407 ret = mv3310_power_down(phydev);
408 if (ret)
409 return ret;
410
411 ret = mv3310_hwmon_probe(phydev);
412 if (ret)
413 return ret;
414
415 return phy_sfp_probe(phydev, &mv3310_sfp_ops);
416}
417
418static void mv3310_remove(struct phy_device *phydev)
419{
420 mv3310_hwmon_config(phydev, false);
421}
422
423static int mv3310_suspend(struct phy_device *phydev)
424{
425 return mv3310_power_down(phydev);
426}
427
428static int mv3310_resume(struct phy_device *phydev)
429{
430 int ret;
431
432 ret = mv3310_power_up(phydev);
433 if (ret)
434 return ret;
435
436 return mv3310_hwmon_config(phydev, true);
437}
438
439/* Some PHYs in the Alaska family such as the 88X3310 and the 88E2010
440 * don't set bit 14 in PMA Extended Abilities (1.11), although they do
441 * support 2.5GBASET and 5GBASET. For these models, we can still read their
442 * 2.5G/5G extended abilities register (1.21). We detect these models based on
443 * the PMA device identifier, with a mask matching models known to have this
444 * issue
445 */
446static bool mv3310_has_pma_ngbaset_quirk(struct phy_device *phydev)
447{
448 if (!(phydev->c45_ids.devices_in_package & MDIO_DEVS_PMAPMD))
449 return false;
450
451 /* Only some revisions of the 88X3310 family PMA seem to be impacted */
452 return (phydev->c45_ids.device_ids[MDIO_MMD_PMAPMD] &
453 MV_PHY_ALASKA_NBT_QUIRK_MASK) == MV_PHY_ALASKA_NBT_QUIRK_REV;
454}
455
456static int mv3310_config_init(struct phy_device *phydev)
457{
458 struct mv3310_priv *priv = dev_get_drvdata(&phydev->mdio.dev);
459 int err;
460 int val;
461
462 /* Check that the PHY interface type is compatible */
463 if (phydev->interface != PHY_INTERFACE_MODE_SGMII &&
464 phydev->interface != PHY_INTERFACE_MODE_2500BASEX &&
465 phydev->interface != PHY_INTERFACE_MODE_XAUI &&
466 phydev->interface != PHY_INTERFACE_MODE_RXAUI &&
467 phydev->interface != PHY_INTERFACE_MODE_10GBASER)
468 return -ENODEV;
469
470 phydev->mdix_ctrl = ETH_TP_MDI_AUTO;
471
472 /* Power up so reset works */
473 err = mv3310_power_up(phydev);
474 if (err)
475 return err;
476
477 val = phy_read_mmd(phydev, MDIO_MMD_VEND2, MV_V2_PORT_CTRL);
478 if (val < 0)
479 return val;
480 priv->rate_match = ((val & MV_V2_PORT_MAC_TYPE_MASK) ==
481 MV_V2_PORT_MAC_TYPE_RATE_MATCH);
482
483 /* Enable EDPD mode - saving 600mW */
484 return mv3310_set_edpd(phydev, ETHTOOL_PHY_EDPD_DFLT_TX_MSECS);
485}
486
487static int mv3310_get_features(struct phy_device *phydev)
488{
489 int ret, val;
490
491 ret = genphy_c45_pma_read_abilities(phydev);
492 if (ret)
493 return ret;
494
495 if (mv3310_has_pma_ngbaset_quirk(phydev)) {
496 val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD,
497 MDIO_PMA_NG_EXTABLE);
498 if (val < 0)
499 return val;
500
501 linkmode_mod_bit(ETHTOOL_LINK_MODE_2500baseT_Full_BIT,
502 phydev->supported,
503 val & MDIO_PMA_NG_EXTABLE_2_5GBT);
504
505 linkmode_mod_bit(ETHTOOL_LINK_MODE_5000baseT_Full_BIT,
506 phydev->supported,
507 val & MDIO_PMA_NG_EXTABLE_5GBT);
508 }
509
510 return 0;
511}
512
513static int mv3310_config_mdix(struct phy_device *phydev)
514{
515 u16 val;
516 int err;
517
518 switch (phydev->mdix_ctrl) {
519 case ETH_TP_MDI_AUTO:
520 val = MV_PCS_CSCR1_MDIX_AUTO;
521 break;
522 case ETH_TP_MDI_X:
523 val = MV_PCS_CSCR1_MDIX_MDIX;
524 break;
525 case ETH_TP_MDI:
526 val = MV_PCS_CSCR1_MDIX_MDI;
527 break;
528 default:
529 return -EINVAL;
530 }
531
532 err = phy_modify_mmd_changed(phydev, MDIO_MMD_PCS, MV_PCS_CSCR1,
533 MV_PCS_CSCR1_MDIX_MASK, val);
534 if (err > 0)
535 err = mv3310_reset(phydev, MV_PCS_BASE_T);
536
537 return err;
538}
539
540static int mv3310_config_aneg(struct phy_device *phydev)
541{
542 bool changed = false;
543 u16 reg;
544 int ret;
545
546 ret = mv3310_config_mdix(phydev);
547 if (ret < 0)
548 return ret;
549
550 if (phydev->autoneg == AUTONEG_DISABLE)
551 return genphy_c45_pma_setup_forced(phydev);
552
553 ret = genphy_c45_an_config_aneg(phydev);
554 if (ret < 0)
555 return ret;
556 if (ret > 0)
557 changed = true;
558
559 /* Clause 45 has no standardized support for 1000BaseT, therefore
560 * use vendor registers for this mode.
561 */
562 reg = linkmode_adv_to_mii_ctrl1000_t(phydev->advertising);
563 ret = phy_modify_mmd_changed(phydev, MDIO_MMD_AN, MV_AN_CTRL1000,
564 ADVERTISE_1000FULL | ADVERTISE_1000HALF, reg);
565 if (ret < 0)
566 return ret;
567 if (ret > 0)
568 changed = true;
569
570 return genphy_c45_check_and_restart_aneg(phydev, changed);
571}
572
573static int mv3310_aneg_done(struct phy_device *phydev)
574{
575 int val;
576
577 val = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_BASE_R + MDIO_STAT1);
578 if (val < 0)
579 return val;
580
581 if (val & MDIO_STAT1_LSTATUS)
582 return 1;
583
584 return genphy_c45_aneg_done(phydev);
585}
586
587static void mv3310_update_interface(struct phy_device *phydev)
588{
589 struct mv3310_priv *priv = dev_get_drvdata(&phydev->mdio.dev);
590
591 /* In "XFI with Rate Matching" mode the PHY interface is fixed at
592 * 10Gb. The PHY adapts the rate to actual wire speed with help of
593 * internal 16KB buffer.
594 */
595 if (priv->rate_match) {
596 phydev->interface = PHY_INTERFACE_MODE_10GBASER;
597 return;
598 }
599
600 if ((phydev->interface == PHY_INTERFACE_MODE_SGMII ||
601 phydev->interface == PHY_INTERFACE_MODE_2500BASEX ||
602 phydev->interface == PHY_INTERFACE_MODE_10GBASER) &&
603 phydev->link) {
604 /* The PHY automatically switches its serdes interface (and
605 * active PHYXS instance) between Cisco SGMII, 10GBase-R and
606 * 2500BaseX modes according to the speed. Florian suggests
607 * setting phydev->interface to communicate this to the MAC.
608 * Only do this if we are already in one of the above modes.
609 */
610 switch (phydev->speed) {
611 case SPEED_10000:
612 phydev->interface = PHY_INTERFACE_MODE_10GBASER;
613 break;
614 case SPEED_2500:
615 phydev->interface = PHY_INTERFACE_MODE_2500BASEX;
616 break;
617 case SPEED_1000:
618 case SPEED_100:
619 case SPEED_10:
620 phydev->interface = PHY_INTERFACE_MODE_SGMII;
621 break;
622 default:
623 break;
624 }
625 }
626}
627
628/* 10GBASE-ER,LR,LRM,SR do not support autonegotiation. */
629static int mv3310_read_status_10gbaser(struct phy_device *phydev)
630{
631 phydev->link = 1;
632 phydev->speed = SPEED_10000;
633 phydev->duplex = DUPLEX_FULL;
634
635 return 0;
636}
637
638static int mv3310_read_status_copper(struct phy_device *phydev)
639{
640 int cssr1, speed, val;
641
642 val = genphy_c45_read_link(phydev);
643 if (val < 0)
644 return val;
645
646 val = phy_read_mmd(phydev, MDIO_MMD_AN, MDIO_STAT1);
647 if (val < 0)
648 return val;
649
650 cssr1 = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_CSSR1);
651 if (cssr1 < 0)
652 return val;
653
654 /* If the link settings are not resolved, mark the link down */
655 if (!(cssr1 & MV_PCS_CSSR1_RESOLVED)) {
656 phydev->link = 0;
657 return 0;
658 }
659
660 /* Read the copper link settings */
661 speed = cssr1 & MV_PCS_CSSR1_SPD1_MASK;
662 if (speed == MV_PCS_CSSR1_SPD1_SPD2)
663 speed |= cssr1 & MV_PCS_CSSR1_SPD2_MASK;
664
665 switch (speed) {
666 case MV_PCS_CSSR1_SPD1_SPD2 | MV_PCS_CSSR1_SPD2_10000:
667 phydev->speed = SPEED_10000;
668 break;
669
670 case MV_PCS_CSSR1_SPD1_SPD2 | MV_PCS_CSSR1_SPD2_5000:
671 phydev->speed = SPEED_5000;
672 break;
673
674 case MV_PCS_CSSR1_SPD1_SPD2 | MV_PCS_CSSR1_SPD2_2500:
675 phydev->speed = SPEED_2500;
676 break;
677
678 case MV_PCS_CSSR1_SPD1_1000:
679 phydev->speed = SPEED_1000;
680 break;
681
682 case MV_PCS_CSSR1_SPD1_100:
683 phydev->speed = SPEED_100;
684 break;
685
686 case MV_PCS_CSSR1_SPD1_10:
687 phydev->speed = SPEED_10;
688 break;
689 }
690
691 phydev->duplex = cssr1 & MV_PCS_CSSR1_DUPLEX_FULL ?
692 DUPLEX_FULL : DUPLEX_HALF;
693 phydev->mdix = cssr1 & MV_PCS_CSSR1_MDIX ?
694 ETH_TP_MDI_X : ETH_TP_MDI;
695
696 if (val & MDIO_AN_STAT1_COMPLETE) {
697 val = genphy_c45_read_lpa(phydev);
698 if (val < 0)
699 return val;
700
701 /* Read the link partner's 1G advertisement */
702 val = phy_read_mmd(phydev, MDIO_MMD_AN, MV_AN_STAT1000);
703 if (val < 0)
704 return val;
705
706 mii_stat1000_mod_linkmode_lpa_t(phydev->lp_advertising, val);
707
708 /* Update the pause status */
709 phy_resolve_aneg_pause(phydev);
710 }
711
712 return 0;
713}
714
715static int mv3310_read_status(struct phy_device *phydev)
716{
717 int err, val;
718
719 phydev->speed = SPEED_UNKNOWN;
720 phydev->duplex = DUPLEX_UNKNOWN;
721 linkmode_zero(phydev->lp_advertising);
722 phydev->link = 0;
723 phydev->pause = 0;
724 phydev->asym_pause = 0;
725 phydev->mdix = ETH_TP_MDI_INVALID;
726
727 val = phy_read_mmd(phydev, MDIO_MMD_PCS, MV_PCS_BASE_R + MDIO_STAT1);
728 if (val < 0)
729 return val;
730
731 if (val & MDIO_STAT1_LSTATUS)
732 err = mv3310_read_status_10gbaser(phydev);
733 else
734 err = mv3310_read_status_copper(phydev);
735 if (err < 0)
736 return err;
737
738 if (phydev->link)
739 mv3310_update_interface(phydev);
740
741 return 0;
742}
743
744static int mv3310_get_tunable(struct phy_device *phydev,
745 struct ethtool_tunable *tuna, void *data)
746{
747 switch (tuna->id) {
748 case ETHTOOL_PHY_EDPD:
749 return mv3310_get_edpd(phydev, data);
750 default:
751 return -EOPNOTSUPP;
752 }
753}
754
755static int mv3310_set_tunable(struct phy_device *phydev,
756 struct ethtool_tunable *tuna, const void *data)
757{
758 switch (tuna->id) {
759 case ETHTOOL_PHY_EDPD:
760 return mv3310_set_edpd(phydev, *(u16 *)data);
761 default:
762 return -EOPNOTSUPP;
763 }
764}
765
766static struct phy_driver mv3310_drivers[] = {
767 {
768 .phy_id = MARVELL_PHY_ID_88X3310,
769 .phy_id_mask = MARVELL_PHY_ID_MASK,
770 .name = "mv88x3310",
771 .get_features = mv3310_get_features,
772 .config_init = mv3310_config_init,
773 .probe = mv3310_probe,
774 .suspend = mv3310_suspend,
775 .resume = mv3310_resume,
776 .config_aneg = mv3310_config_aneg,
777 .aneg_done = mv3310_aneg_done,
778 .read_status = mv3310_read_status,
779 .get_tunable = mv3310_get_tunable,
780 .set_tunable = mv3310_set_tunable,
781 .remove = mv3310_remove,
782 },
783 {
784 .phy_id = MARVELL_PHY_ID_88E2110,
785 .phy_id_mask = MARVELL_PHY_ID_MASK,
786 .name = "mv88x2110",
787 .probe = mv3310_probe,
788 .suspend = mv3310_suspend,
789 .resume = mv3310_resume,
790 .config_init = mv3310_config_init,
791 .config_aneg = mv3310_config_aneg,
792 .aneg_done = mv3310_aneg_done,
793 .read_status = mv3310_read_status,
794 .get_tunable = mv3310_get_tunable,
795 .set_tunable = mv3310_set_tunable,
796 .remove = mv3310_remove,
797 },
798};
799
800module_phy_driver(mv3310_drivers);
801
802static struct mdio_device_id __maybe_unused mv3310_tbl[] = {
803 { MARVELL_PHY_ID_88X3310, MARVELL_PHY_ID_MASK },
804 { MARVELL_PHY_ID_88E2110, MARVELL_PHY_ID_MASK },
805 { },
806};
807MODULE_DEVICE_TABLE(mdio, mv3310_tbl);
808MODULE_DESCRIPTION("Marvell Alaska X 10Gigabit Ethernet PHY driver (MV88X3310)");
809MODULE_LICENSE("GPL");