Loading...
1/*
2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
3 *
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
6 * Copyright (c) 2009 - 2010 Guo-Fu Tseng <cooldavid@cooldavid.org>
7 *
8 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
22 *
23 */
24
25#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
26
27#include <linux/module.h>
28#include <linux/kernel.h>
29#include <linux/pci.h>
30#include <linux/pci-aspm.h>
31#include <linux/netdevice.h>
32#include <linux/etherdevice.h>
33#include <linux/ethtool.h>
34#include <linux/mii.h>
35#include <linux/crc32.h>
36#include <linux/delay.h>
37#include <linux/spinlock.h>
38#include <linux/in.h>
39#include <linux/ip.h>
40#include <linux/ipv6.h>
41#include <linux/tcp.h>
42#include <linux/udp.h>
43#include <linux/if_vlan.h>
44#include <linux/slab.h>
45#include <net/ip6_checksum.h>
46#include "jme.h"
47
48static int force_pseudohp = -1;
49static int no_pseudohp = -1;
50static int no_extplug = -1;
51module_param(force_pseudohp, int, 0);
52MODULE_PARM_DESC(force_pseudohp,
53 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
54module_param(no_pseudohp, int, 0);
55MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
56module_param(no_extplug, int, 0);
57MODULE_PARM_DESC(no_extplug,
58 "Do not use external plug signal for pseudo hot-plug.");
59
60static int
61jme_mdio_read(struct net_device *netdev, int phy, int reg)
62{
63 struct jme_adapter *jme = netdev_priv(netdev);
64 int i, val, again = (reg == MII_BMSR) ? 1 : 0;
65
66read_again:
67 jwrite32(jme, JME_SMI, SMI_OP_REQ |
68 smi_phy_addr(phy) |
69 smi_reg_addr(reg));
70
71 wmb();
72 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
73 udelay(20);
74 val = jread32(jme, JME_SMI);
75 if ((val & SMI_OP_REQ) == 0)
76 break;
77 }
78
79 if (i == 0) {
80 pr_err("phy(%d) read timeout : %d\n", phy, reg);
81 return 0;
82 }
83
84 if (again--)
85 goto read_again;
86
87 return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
88}
89
90static void
91jme_mdio_write(struct net_device *netdev,
92 int phy, int reg, int val)
93{
94 struct jme_adapter *jme = netdev_priv(netdev);
95 int i;
96
97 jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
98 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
99 smi_phy_addr(phy) | smi_reg_addr(reg));
100
101 wmb();
102 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
103 udelay(20);
104 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
105 break;
106 }
107
108 if (i == 0)
109 pr_err("phy(%d) write timeout : %d\n", phy, reg);
110}
111
112static inline void
113jme_reset_phy_processor(struct jme_adapter *jme)
114{
115 u32 val;
116
117 jme_mdio_write(jme->dev,
118 jme->mii_if.phy_id,
119 MII_ADVERTISE, ADVERTISE_ALL |
120 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
121
122 if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
123 jme_mdio_write(jme->dev,
124 jme->mii_if.phy_id,
125 MII_CTRL1000,
126 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
127
128 val = jme_mdio_read(jme->dev,
129 jme->mii_if.phy_id,
130 MII_BMCR);
131
132 jme_mdio_write(jme->dev,
133 jme->mii_if.phy_id,
134 MII_BMCR, val | BMCR_RESET);
135}
136
137static void
138jme_setup_wakeup_frame(struct jme_adapter *jme,
139 const u32 *mask, u32 crc, int fnr)
140{
141 int i;
142
143 /*
144 * Setup CRC pattern
145 */
146 jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
147 wmb();
148 jwrite32(jme, JME_WFODP, crc);
149 wmb();
150
151 /*
152 * Setup Mask
153 */
154 for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
155 jwrite32(jme, JME_WFOI,
156 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
157 (fnr & WFOI_FRAME_SEL));
158 wmb();
159 jwrite32(jme, JME_WFODP, mask[i]);
160 wmb();
161 }
162}
163
164static inline void
165jme_mac_rxclk_off(struct jme_adapter *jme)
166{
167 jme->reg_gpreg1 |= GPREG1_RXCLKOFF;
168 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
169}
170
171static inline void
172jme_mac_rxclk_on(struct jme_adapter *jme)
173{
174 jme->reg_gpreg1 &= ~GPREG1_RXCLKOFF;
175 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
176}
177
178static inline void
179jme_mac_txclk_off(struct jme_adapter *jme)
180{
181 jme->reg_ghc &= ~(GHC_TO_CLK_SRC | GHC_TXMAC_CLK_SRC);
182 jwrite32f(jme, JME_GHC, jme->reg_ghc);
183}
184
185static inline void
186jme_mac_txclk_on(struct jme_adapter *jme)
187{
188 u32 speed = jme->reg_ghc & GHC_SPEED;
189 if (speed == GHC_SPEED_1000M)
190 jme->reg_ghc |= GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY;
191 else
192 jme->reg_ghc |= GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
193 jwrite32f(jme, JME_GHC, jme->reg_ghc);
194}
195
196static inline void
197jme_reset_ghc_speed(struct jme_adapter *jme)
198{
199 jme->reg_ghc &= ~(GHC_SPEED | GHC_DPX);
200 jwrite32f(jme, JME_GHC, jme->reg_ghc);
201}
202
203static inline void
204jme_reset_250A2_workaround(struct jme_adapter *jme)
205{
206 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
207 GPREG1_RSSPATCH);
208 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
209}
210
211static inline void
212jme_assert_ghc_reset(struct jme_adapter *jme)
213{
214 jme->reg_ghc |= GHC_SWRST;
215 jwrite32f(jme, JME_GHC, jme->reg_ghc);
216}
217
218static inline void
219jme_clear_ghc_reset(struct jme_adapter *jme)
220{
221 jme->reg_ghc &= ~GHC_SWRST;
222 jwrite32f(jme, JME_GHC, jme->reg_ghc);
223}
224
225static void
226jme_reset_mac_processor(struct jme_adapter *jme)
227{
228 static const u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
229 u32 crc = 0xCDCDCDCD;
230 u32 gpreg0;
231 int i;
232
233 jme_reset_ghc_speed(jme);
234 jme_reset_250A2_workaround(jme);
235
236 jme_mac_rxclk_on(jme);
237 jme_mac_txclk_on(jme);
238 udelay(1);
239 jme_assert_ghc_reset(jme);
240 udelay(1);
241 jme_mac_rxclk_off(jme);
242 jme_mac_txclk_off(jme);
243 udelay(1);
244 jme_clear_ghc_reset(jme);
245 udelay(1);
246 jme_mac_rxclk_on(jme);
247 jme_mac_txclk_on(jme);
248 udelay(1);
249 jme_mac_rxclk_off(jme);
250 jme_mac_txclk_off(jme);
251
252 jwrite32(jme, JME_RXDBA_LO, 0x00000000);
253 jwrite32(jme, JME_RXDBA_HI, 0x00000000);
254 jwrite32(jme, JME_RXQDC, 0x00000000);
255 jwrite32(jme, JME_RXNDA, 0x00000000);
256 jwrite32(jme, JME_TXDBA_LO, 0x00000000);
257 jwrite32(jme, JME_TXDBA_HI, 0x00000000);
258 jwrite32(jme, JME_TXQDC, 0x00000000);
259 jwrite32(jme, JME_TXNDA, 0x00000000);
260
261 jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
262 jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
263 for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
264 jme_setup_wakeup_frame(jme, mask, crc, i);
265 if (jme->fpgaver)
266 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
267 else
268 gpreg0 = GPREG0_DEFAULT;
269 jwrite32(jme, JME_GPREG0, gpreg0);
270}
271
272static inline void
273jme_clear_pm_enable_wol(struct jme_adapter *jme)
274{
275 jwrite32(jme, JME_PMCS, PMCS_STMASK | jme->reg_pmcs);
276}
277
278static inline void
279jme_clear_pm_disable_wol(struct jme_adapter *jme)
280{
281 jwrite32(jme, JME_PMCS, PMCS_STMASK);
282}
283
284static int
285jme_reload_eeprom(struct jme_adapter *jme)
286{
287 u32 val;
288 int i;
289
290 val = jread32(jme, JME_SMBCSR);
291
292 if (val & SMBCSR_EEPROMD) {
293 val |= SMBCSR_CNACK;
294 jwrite32(jme, JME_SMBCSR, val);
295 val |= SMBCSR_RELOAD;
296 jwrite32(jme, JME_SMBCSR, val);
297 mdelay(12);
298
299 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
300 mdelay(1);
301 if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
302 break;
303 }
304
305 if (i == 0) {
306 pr_err("eeprom reload timeout\n");
307 return -EIO;
308 }
309 }
310
311 return 0;
312}
313
314static void
315jme_load_macaddr(struct net_device *netdev)
316{
317 struct jme_adapter *jme = netdev_priv(netdev);
318 unsigned char macaddr[ETH_ALEN];
319 u32 val;
320
321 spin_lock_bh(&jme->macaddr_lock);
322 val = jread32(jme, JME_RXUMA_LO);
323 macaddr[0] = (val >> 0) & 0xFF;
324 macaddr[1] = (val >> 8) & 0xFF;
325 macaddr[2] = (val >> 16) & 0xFF;
326 macaddr[3] = (val >> 24) & 0xFF;
327 val = jread32(jme, JME_RXUMA_HI);
328 macaddr[4] = (val >> 0) & 0xFF;
329 macaddr[5] = (val >> 8) & 0xFF;
330 memcpy(netdev->dev_addr, macaddr, ETH_ALEN);
331 spin_unlock_bh(&jme->macaddr_lock);
332}
333
334static inline void
335jme_set_rx_pcc(struct jme_adapter *jme, int p)
336{
337 switch (p) {
338 case PCC_OFF:
339 jwrite32(jme, JME_PCCRX0,
340 ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
341 ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
342 break;
343 case PCC_P1:
344 jwrite32(jme, JME_PCCRX0,
345 ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
346 ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
347 break;
348 case PCC_P2:
349 jwrite32(jme, JME_PCCRX0,
350 ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
351 ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
352 break;
353 case PCC_P3:
354 jwrite32(jme, JME_PCCRX0,
355 ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
356 ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
357 break;
358 default:
359 break;
360 }
361 wmb();
362
363 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
364 netif_info(jme, rx_status, jme->dev, "Switched to PCC_P%d\n", p);
365}
366
367static void
368jme_start_irq(struct jme_adapter *jme)
369{
370 register struct dynpcc_info *dpi = &(jme->dpi);
371
372 jme_set_rx_pcc(jme, PCC_P1);
373 dpi->cur = PCC_P1;
374 dpi->attempt = PCC_P1;
375 dpi->cnt = 0;
376
377 jwrite32(jme, JME_PCCTX,
378 ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
379 ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
380 PCCTXQ0_EN
381 );
382
383 /*
384 * Enable Interrupts
385 */
386 jwrite32(jme, JME_IENS, INTR_ENABLE);
387}
388
389static inline void
390jme_stop_irq(struct jme_adapter *jme)
391{
392 /*
393 * Disable Interrupts
394 */
395 jwrite32f(jme, JME_IENC, INTR_ENABLE);
396}
397
398static u32
399jme_linkstat_from_phy(struct jme_adapter *jme)
400{
401 u32 phylink, bmsr;
402
403 phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
404 bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
405 if (bmsr & BMSR_ANCOMP)
406 phylink |= PHY_LINK_AUTONEG_COMPLETE;
407
408 return phylink;
409}
410
411static inline void
412jme_set_phyfifo_5level(struct jme_adapter *jme)
413{
414 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
415}
416
417static inline void
418jme_set_phyfifo_8level(struct jme_adapter *jme)
419{
420 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
421}
422
423static int
424jme_check_link(struct net_device *netdev, int testonly)
425{
426 struct jme_adapter *jme = netdev_priv(netdev);
427 u32 phylink, cnt = JME_SPDRSV_TIMEOUT, bmcr;
428 char linkmsg[64];
429 int rc = 0;
430
431 linkmsg[0] = '\0';
432
433 if (jme->fpgaver)
434 phylink = jme_linkstat_from_phy(jme);
435 else
436 phylink = jread32(jme, JME_PHY_LINK);
437
438 if (phylink & PHY_LINK_UP) {
439 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
440 /*
441 * If we did not enable AN
442 * Speed/Duplex Info should be obtained from SMI
443 */
444 phylink = PHY_LINK_UP;
445
446 bmcr = jme_mdio_read(jme->dev,
447 jme->mii_if.phy_id,
448 MII_BMCR);
449
450 phylink |= ((bmcr & BMCR_SPEED1000) &&
451 (bmcr & BMCR_SPEED100) == 0) ?
452 PHY_LINK_SPEED_1000M :
453 (bmcr & BMCR_SPEED100) ?
454 PHY_LINK_SPEED_100M :
455 PHY_LINK_SPEED_10M;
456
457 phylink |= (bmcr & BMCR_FULLDPLX) ?
458 PHY_LINK_DUPLEX : 0;
459
460 strcat(linkmsg, "Forced: ");
461 } else {
462 /*
463 * Keep polling for speed/duplex resolve complete
464 */
465 while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
466 --cnt) {
467
468 udelay(1);
469
470 if (jme->fpgaver)
471 phylink = jme_linkstat_from_phy(jme);
472 else
473 phylink = jread32(jme, JME_PHY_LINK);
474 }
475 if (!cnt)
476 pr_err("Waiting speed resolve timeout\n");
477
478 strcat(linkmsg, "ANed: ");
479 }
480
481 if (jme->phylink == phylink) {
482 rc = 1;
483 goto out;
484 }
485 if (testonly)
486 goto out;
487
488 jme->phylink = phylink;
489
490 /*
491 * The speed/duplex setting of jme->reg_ghc already cleared
492 * by jme_reset_mac_processor()
493 */
494 switch (phylink & PHY_LINK_SPEED_MASK) {
495 case PHY_LINK_SPEED_10M:
496 jme->reg_ghc |= GHC_SPEED_10M;
497 strcat(linkmsg, "10 Mbps, ");
498 break;
499 case PHY_LINK_SPEED_100M:
500 jme->reg_ghc |= GHC_SPEED_100M;
501 strcat(linkmsg, "100 Mbps, ");
502 break;
503 case PHY_LINK_SPEED_1000M:
504 jme->reg_ghc |= GHC_SPEED_1000M;
505 strcat(linkmsg, "1000 Mbps, ");
506 break;
507 default:
508 break;
509 }
510
511 if (phylink & PHY_LINK_DUPLEX) {
512 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
513 jwrite32(jme, JME_TXTRHD, TXTRHD_FULLDUPLEX);
514 jme->reg_ghc |= GHC_DPX;
515 } else {
516 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
517 TXMCS_BACKOFF |
518 TXMCS_CARRIERSENSE |
519 TXMCS_COLLISION);
520 jwrite32(jme, JME_TXTRHD, TXTRHD_HALFDUPLEX);
521 }
522
523 jwrite32(jme, JME_GHC, jme->reg_ghc);
524
525 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
526 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
527 GPREG1_RSSPATCH);
528 if (!(phylink & PHY_LINK_DUPLEX))
529 jme->reg_gpreg1 |= GPREG1_HALFMODEPATCH;
530 switch (phylink & PHY_LINK_SPEED_MASK) {
531 case PHY_LINK_SPEED_10M:
532 jme_set_phyfifo_8level(jme);
533 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
534 break;
535 case PHY_LINK_SPEED_100M:
536 jme_set_phyfifo_5level(jme);
537 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
538 break;
539 case PHY_LINK_SPEED_1000M:
540 jme_set_phyfifo_8level(jme);
541 break;
542 default:
543 break;
544 }
545 }
546 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
547
548 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
549 "Full-Duplex, " :
550 "Half-Duplex, ");
551 strcat(linkmsg, (phylink & PHY_LINK_MDI_STAT) ?
552 "MDI-X" :
553 "MDI");
554 netif_info(jme, link, jme->dev, "Link is up at %s\n", linkmsg);
555 netif_carrier_on(netdev);
556 } else {
557 if (testonly)
558 goto out;
559
560 netif_info(jme, link, jme->dev, "Link is down\n");
561 jme->phylink = 0;
562 netif_carrier_off(netdev);
563 }
564
565out:
566 return rc;
567}
568
569static int
570jme_setup_tx_resources(struct jme_adapter *jme)
571{
572 struct jme_ring *txring = &(jme->txring[0]);
573
574 txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
575 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
576 &(txring->dmaalloc),
577 GFP_ATOMIC);
578
579 if (!txring->alloc)
580 goto err_set_null;
581
582 /*
583 * 16 Bytes align
584 */
585 txring->desc = (void *)ALIGN((unsigned long)(txring->alloc),
586 RING_DESC_ALIGN);
587 txring->dma = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
588 txring->next_to_use = 0;
589 atomic_set(&txring->next_to_clean, 0);
590 atomic_set(&txring->nr_free, jme->tx_ring_size);
591
592 txring->bufinf = kzalloc(sizeof(struct jme_buffer_info) *
593 jme->tx_ring_size, GFP_ATOMIC);
594 if (unlikely(!(txring->bufinf)))
595 goto err_free_txring;
596
597 /*
598 * Initialize Transmit Descriptors
599 */
600 memset(txring->alloc, 0, TX_RING_ALLOC_SIZE(jme->tx_ring_size));
601
602 return 0;
603
604err_free_txring:
605 dma_free_coherent(&(jme->pdev->dev),
606 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
607 txring->alloc,
608 txring->dmaalloc);
609
610err_set_null:
611 txring->desc = NULL;
612 txring->dmaalloc = 0;
613 txring->dma = 0;
614 txring->bufinf = NULL;
615
616 return -ENOMEM;
617}
618
619static void
620jme_free_tx_resources(struct jme_adapter *jme)
621{
622 int i;
623 struct jme_ring *txring = &(jme->txring[0]);
624 struct jme_buffer_info *txbi;
625
626 if (txring->alloc) {
627 if (txring->bufinf) {
628 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
629 txbi = txring->bufinf + i;
630 if (txbi->skb) {
631 dev_kfree_skb(txbi->skb);
632 txbi->skb = NULL;
633 }
634 txbi->mapping = 0;
635 txbi->len = 0;
636 txbi->nr_desc = 0;
637 txbi->start_xmit = 0;
638 }
639 kfree(txring->bufinf);
640 }
641
642 dma_free_coherent(&(jme->pdev->dev),
643 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
644 txring->alloc,
645 txring->dmaalloc);
646
647 txring->alloc = NULL;
648 txring->desc = NULL;
649 txring->dmaalloc = 0;
650 txring->dma = 0;
651 txring->bufinf = NULL;
652 }
653 txring->next_to_use = 0;
654 atomic_set(&txring->next_to_clean, 0);
655 atomic_set(&txring->nr_free, 0);
656}
657
658static inline void
659jme_enable_tx_engine(struct jme_adapter *jme)
660{
661 /*
662 * Select Queue 0
663 */
664 jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
665 wmb();
666
667 /*
668 * Setup TX Queue 0 DMA Bass Address
669 */
670 jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
671 jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
672 jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
673
674 /*
675 * Setup TX Descptor Count
676 */
677 jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
678
679 /*
680 * Enable TX Engine
681 */
682 wmb();
683 jwrite32f(jme, JME_TXCS, jme->reg_txcs |
684 TXCS_SELECT_QUEUE0 |
685 TXCS_ENABLE);
686
687 /*
688 * Start clock for TX MAC Processor
689 */
690 jme_mac_txclk_on(jme);
691}
692
693static inline void
694jme_disable_tx_engine(struct jme_adapter *jme)
695{
696 int i;
697 u32 val;
698
699 /*
700 * Disable TX Engine
701 */
702 jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
703 wmb();
704
705 val = jread32(jme, JME_TXCS);
706 for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
707 mdelay(1);
708 val = jread32(jme, JME_TXCS);
709 rmb();
710 }
711
712 if (!i)
713 pr_err("Disable TX engine timeout\n");
714
715 /*
716 * Stop clock for TX MAC Processor
717 */
718 jme_mac_txclk_off(jme);
719}
720
721static void
722jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
723{
724 struct jme_ring *rxring = &(jme->rxring[0]);
725 register struct rxdesc *rxdesc = rxring->desc;
726 struct jme_buffer_info *rxbi = rxring->bufinf;
727 rxdesc += i;
728 rxbi += i;
729
730 rxdesc->dw[0] = 0;
731 rxdesc->dw[1] = 0;
732 rxdesc->desc1.bufaddrh = cpu_to_le32((__u64)rxbi->mapping >> 32);
733 rxdesc->desc1.bufaddrl = cpu_to_le32(
734 (__u64)rxbi->mapping & 0xFFFFFFFFUL);
735 rxdesc->desc1.datalen = cpu_to_le16(rxbi->len);
736 if (jme->dev->features & NETIF_F_HIGHDMA)
737 rxdesc->desc1.flags = RXFLAG_64BIT;
738 wmb();
739 rxdesc->desc1.flags |= RXFLAG_OWN | RXFLAG_INT;
740}
741
742static int
743jme_make_new_rx_buf(struct jme_adapter *jme, int i)
744{
745 struct jme_ring *rxring = &(jme->rxring[0]);
746 struct jme_buffer_info *rxbi = rxring->bufinf + i;
747 struct sk_buff *skb;
748 dma_addr_t mapping;
749
750 skb = netdev_alloc_skb(jme->dev,
751 jme->dev->mtu + RX_EXTRA_LEN);
752 if (unlikely(!skb))
753 return -ENOMEM;
754
755 mapping = pci_map_page(jme->pdev, virt_to_page(skb->data),
756 offset_in_page(skb->data), skb_tailroom(skb),
757 PCI_DMA_FROMDEVICE);
758 if (unlikely(pci_dma_mapping_error(jme->pdev, mapping))) {
759 dev_kfree_skb(skb);
760 return -ENOMEM;
761 }
762
763 if (likely(rxbi->mapping))
764 pci_unmap_page(jme->pdev, rxbi->mapping,
765 rxbi->len, PCI_DMA_FROMDEVICE);
766
767 rxbi->skb = skb;
768 rxbi->len = skb_tailroom(skb);
769 rxbi->mapping = mapping;
770 return 0;
771}
772
773static void
774jme_free_rx_buf(struct jme_adapter *jme, int i)
775{
776 struct jme_ring *rxring = &(jme->rxring[0]);
777 struct jme_buffer_info *rxbi = rxring->bufinf;
778 rxbi += i;
779
780 if (rxbi->skb) {
781 pci_unmap_page(jme->pdev,
782 rxbi->mapping,
783 rxbi->len,
784 PCI_DMA_FROMDEVICE);
785 dev_kfree_skb(rxbi->skb);
786 rxbi->skb = NULL;
787 rxbi->mapping = 0;
788 rxbi->len = 0;
789 }
790}
791
792static void
793jme_free_rx_resources(struct jme_adapter *jme)
794{
795 int i;
796 struct jme_ring *rxring = &(jme->rxring[0]);
797
798 if (rxring->alloc) {
799 if (rxring->bufinf) {
800 for (i = 0 ; i < jme->rx_ring_size ; ++i)
801 jme_free_rx_buf(jme, i);
802 kfree(rxring->bufinf);
803 }
804
805 dma_free_coherent(&(jme->pdev->dev),
806 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
807 rxring->alloc,
808 rxring->dmaalloc);
809 rxring->alloc = NULL;
810 rxring->desc = NULL;
811 rxring->dmaalloc = 0;
812 rxring->dma = 0;
813 rxring->bufinf = NULL;
814 }
815 rxring->next_to_use = 0;
816 atomic_set(&rxring->next_to_clean, 0);
817}
818
819static int
820jme_setup_rx_resources(struct jme_adapter *jme)
821{
822 int i;
823 struct jme_ring *rxring = &(jme->rxring[0]);
824
825 rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
826 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
827 &(rxring->dmaalloc),
828 GFP_ATOMIC);
829 if (!rxring->alloc)
830 goto err_set_null;
831
832 /*
833 * 16 Bytes align
834 */
835 rxring->desc = (void *)ALIGN((unsigned long)(rxring->alloc),
836 RING_DESC_ALIGN);
837 rxring->dma = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
838 rxring->next_to_use = 0;
839 atomic_set(&rxring->next_to_clean, 0);
840
841 rxring->bufinf = kzalloc(sizeof(struct jme_buffer_info) *
842 jme->rx_ring_size, GFP_ATOMIC);
843 if (unlikely(!(rxring->bufinf)))
844 goto err_free_rxring;
845
846 /*
847 * Initiallize Receive Descriptors
848 */
849 for (i = 0 ; i < jme->rx_ring_size ; ++i) {
850 if (unlikely(jme_make_new_rx_buf(jme, i))) {
851 jme_free_rx_resources(jme);
852 return -ENOMEM;
853 }
854
855 jme_set_clean_rxdesc(jme, i);
856 }
857
858 return 0;
859
860err_free_rxring:
861 dma_free_coherent(&(jme->pdev->dev),
862 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
863 rxring->alloc,
864 rxring->dmaalloc);
865err_set_null:
866 rxring->desc = NULL;
867 rxring->dmaalloc = 0;
868 rxring->dma = 0;
869 rxring->bufinf = NULL;
870
871 return -ENOMEM;
872}
873
874static inline void
875jme_enable_rx_engine(struct jme_adapter *jme)
876{
877 /*
878 * Select Queue 0
879 */
880 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
881 RXCS_QUEUESEL_Q0);
882 wmb();
883
884 /*
885 * Setup RX DMA Bass Address
886 */
887 jwrite32(jme, JME_RXDBA_LO, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
888 jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
889 jwrite32(jme, JME_RXNDA, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
890
891 /*
892 * Setup RX Descriptor Count
893 */
894 jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
895
896 /*
897 * Setup Unicast Filter
898 */
899 jme_set_unicastaddr(jme->dev);
900 jme_set_multi(jme->dev);
901
902 /*
903 * Enable RX Engine
904 */
905 wmb();
906 jwrite32f(jme, JME_RXCS, jme->reg_rxcs |
907 RXCS_QUEUESEL_Q0 |
908 RXCS_ENABLE |
909 RXCS_QST);
910
911 /*
912 * Start clock for RX MAC Processor
913 */
914 jme_mac_rxclk_on(jme);
915}
916
917static inline void
918jme_restart_rx_engine(struct jme_adapter *jme)
919{
920 /*
921 * Start RX Engine
922 */
923 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
924 RXCS_QUEUESEL_Q0 |
925 RXCS_ENABLE |
926 RXCS_QST);
927}
928
929static inline void
930jme_disable_rx_engine(struct jme_adapter *jme)
931{
932 int i;
933 u32 val;
934
935 /*
936 * Disable RX Engine
937 */
938 jwrite32(jme, JME_RXCS, jme->reg_rxcs);
939 wmb();
940
941 val = jread32(jme, JME_RXCS);
942 for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
943 mdelay(1);
944 val = jread32(jme, JME_RXCS);
945 rmb();
946 }
947
948 if (!i)
949 pr_err("Disable RX engine timeout\n");
950
951 /*
952 * Stop clock for RX MAC Processor
953 */
954 jme_mac_rxclk_off(jme);
955}
956
957static u16
958jme_udpsum(struct sk_buff *skb)
959{
960 u16 csum = 0xFFFFu;
961
962 if (skb->len < (ETH_HLEN + sizeof(struct iphdr)))
963 return csum;
964 if (skb->protocol != htons(ETH_P_IP))
965 return csum;
966 skb_set_network_header(skb, ETH_HLEN);
967 if ((ip_hdr(skb)->protocol != IPPROTO_UDP) ||
968 (skb->len < (ETH_HLEN +
969 (ip_hdr(skb)->ihl << 2) +
970 sizeof(struct udphdr)))) {
971 skb_reset_network_header(skb);
972 return csum;
973 }
974 skb_set_transport_header(skb,
975 ETH_HLEN + (ip_hdr(skb)->ihl << 2));
976 csum = udp_hdr(skb)->check;
977 skb_reset_transport_header(skb);
978 skb_reset_network_header(skb);
979
980 return csum;
981}
982
983static int
984jme_rxsum_ok(struct jme_adapter *jme, u16 flags, struct sk_buff *skb)
985{
986 if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
987 return false;
988
989 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_TCPON | RXWBFLAG_TCPCS))
990 == RXWBFLAG_TCPON)) {
991 if (flags & RXWBFLAG_IPV4)
992 netif_err(jme, rx_err, jme->dev, "TCP Checksum error\n");
993 return false;
994 }
995
996 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_UDPON | RXWBFLAG_UDPCS))
997 == RXWBFLAG_UDPON) && jme_udpsum(skb)) {
998 if (flags & RXWBFLAG_IPV4)
999 netif_err(jme, rx_err, jme->dev, "UDP Checksum error\n");
1000 return false;
1001 }
1002
1003 if (unlikely((flags & (RXWBFLAG_IPV4 | RXWBFLAG_IPCS))
1004 == RXWBFLAG_IPV4)) {
1005 netif_err(jme, rx_err, jme->dev, "IPv4 Checksum error\n");
1006 return false;
1007 }
1008
1009 return true;
1010}
1011
1012static void
1013jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
1014{
1015 struct jme_ring *rxring = &(jme->rxring[0]);
1016 struct rxdesc *rxdesc = rxring->desc;
1017 struct jme_buffer_info *rxbi = rxring->bufinf;
1018 struct sk_buff *skb;
1019 int framesize;
1020
1021 rxdesc += idx;
1022 rxbi += idx;
1023
1024 skb = rxbi->skb;
1025 pci_dma_sync_single_for_cpu(jme->pdev,
1026 rxbi->mapping,
1027 rxbi->len,
1028 PCI_DMA_FROMDEVICE);
1029
1030 if (unlikely(jme_make_new_rx_buf(jme, idx))) {
1031 pci_dma_sync_single_for_device(jme->pdev,
1032 rxbi->mapping,
1033 rxbi->len,
1034 PCI_DMA_FROMDEVICE);
1035
1036 ++(NET_STAT(jme).rx_dropped);
1037 } else {
1038 framesize = le16_to_cpu(rxdesc->descwb.framesize)
1039 - RX_PREPAD_SIZE;
1040
1041 skb_reserve(skb, RX_PREPAD_SIZE);
1042 skb_put(skb, framesize);
1043 skb->protocol = eth_type_trans(skb, jme->dev);
1044
1045 if (jme_rxsum_ok(jme, le16_to_cpu(rxdesc->descwb.flags), skb))
1046 skb->ip_summed = CHECKSUM_UNNECESSARY;
1047 else
1048 skb_checksum_none_assert(skb);
1049
1050 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
1051 u16 vid = le16_to_cpu(rxdesc->descwb.vlan);
1052
1053 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vid);
1054 NET_STAT(jme).rx_bytes += 4;
1055 }
1056 jme->jme_rx(skb);
1057
1058 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_DEST)) ==
1059 cpu_to_le16(RXWBFLAG_DEST_MUL))
1060 ++(NET_STAT(jme).multicast);
1061
1062 NET_STAT(jme).rx_bytes += framesize;
1063 ++(NET_STAT(jme).rx_packets);
1064 }
1065
1066 jme_set_clean_rxdesc(jme, idx);
1067
1068}
1069
1070static int
1071jme_process_receive(struct jme_adapter *jme, int limit)
1072{
1073 struct jme_ring *rxring = &(jme->rxring[0]);
1074 struct rxdesc *rxdesc;
1075 int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
1076
1077 if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
1078 goto out_inc;
1079
1080 if (unlikely(atomic_read(&jme->link_changing) != 1))
1081 goto out_inc;
1082
1083 if (unlikely(!netif_carrier_ok(jme->dev)))
1084 goto out_inc;
1085
1086 i = atomic_read(&rxring->next_to_clean);
1087 while (limit > 0) {
1088 rxdesc = rxring->desc;
1089 rxdesc += i;
1090
1091 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_OWN)) ||
1092 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
1093 goto out;
1094 --limit;
1095
1096 rmb();
1097 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
1098
1099 if (unlikely(desccnt > 1 ||
1100 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
1101
1102 if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
1103 ++(NET_STAT(jme).rx_crc_errors);
1104 else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
1105 ++(NET_STAT(jme).rx_fifo_errors);
1106 else
1107 ++(NET_STAT(jme).rx_errors);
1108
1109 if (desccnt > 1)
1110 limit -= desccnt - 1;
1111
1112 for (j = i, ccnt = desccnt ; ccnt-- ; ) {
1113 jme_set_clean_rxdesc(jme, j);
1114 j = (j + 1) & (mask);
1115 }
1116
1117 } else {
1118 jme_alloc_and_feed_skb(jme, i);
1119 }
1120
1121 i = (i + desccnt) & (mask);
1122 }
1123
1124out:
1125 atomic_set(&rxring->next_to_clean, i);
1126
1127out_inc:
1128 atomic_inc(&jme->rx_cleaning);
1129
1130 return limit > 0 ? limit : 0;
1131
1132}
1133
1134static void
1135jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1136{
1137 if (likely(atmp == dpi->cur)) {
1138 dpi->cnt = 0;
1139 return;
1140 }
1141
1142 if (dpi->attempt == atmp) {
1143 ++(dpi->cnt);
1144 } else {
1145 dpi->attempt = atmp;
1146 dpi->cnt = 0;
1147 }
1148
1149}
1150
1151static void
1152jme_dynamic_pcc(struct jme_adapter *jme)
1153{
1154 register struct dynpcc_info *dpi = &(jme->dpi);
1155
1156 if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
1157 jme_attempt_pcc(dpi, PCC_P3);
1158 else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD ||
1159 dpi->intr_cnt > PCC_INTR_THRESHOLD)
1160 jme_attempt_pcc(dpi, PCC_P2);
1161 else
1162 jme_attempt_pcc(dpi, PCC_P1);
1163
1164 if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1165 if (dpi->attempt < dpi->cur)
1166 tasklet_schedule(&jme->rxclean_task);
1167 jme_set_rx_pcc(jme, dpi->attempt);
1168 dpi->cur = dpi->attempt;
1169 dpi->cnt = 0;
1170 }
1171}
1172
1173static void
1174jme_start_pcc_timer(struct jme_adapter *jme)
1175{
1176 struct dynpcc_info *dpi = &(jme->dpi);
1177 dpi->last_bytes = NET_STAT(jme).rx_bytes;
1178 dpi->last_pkts = NET_STAT(jme).rx_packets;
1179 dpi->intr_cnt = 0;
1180 jwrite32(jme, JME_TMCSR,
1181 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1182}
1183
1184static inline void
1185jme_stop_pcc_timer(struct jme_adapter *jme)
1186{
1187 jwrite32(jme, JME_TMCSR, 0);
1188}
1189
1190static void
1191jme_shutdown_nic(struct jme_adapter *jme)
1192{
1193 u32 phylink;
1194
1195 phylink = jme_linkstat_from_phy(jme);
1196
1197 if (!(phylink & PHY_LINK_UP)) {
1198 /*
1199 * Disable all interrupt before issue timer
1200 */
1201 jme_stop_irq(jme);
1202 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1203 }
1204}
1205
1206static void
1207jme_pcc_tasklet(unsigned long arg)
1208{
1209 struct jme_adapter *jme = (struct jme_adapter *)arg;
1210 struct net_device *netdev = jme->dev;
1211
1212 if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1213 jme_shutdown_nic(jme);
1214 return;
1215 }
1216
1217 if (unlikely(!netif_carrier_ok(netdev) ||
1218 (atomic_read(&jme->link_changing) != 1)
1219 )) {
1220 jme_stop_pcc_timer(jme);
1221 return;
1222 }
1223
1224 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
1225 jme_dynamic_pcc(jme);
1226
1227 jme_start_pcc_timer(jme);
1228}
1229
1230static inline void
1231jme_polling_mode(struct jme_adapter *jme)
1232{
1233 jme_set_rx_pcc(jme, PCC_OFF);
1234}
1235
1236static inline void
1237jme_interrupt_mode(struct jme_adapter *jme)
1238{
1239 jme_set_rx_pcc(jme, PCC_P1);
1240}
1241
1242static inline int
1243jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1244{
1245 u32 apmc;
1246 apmc = jread32(jme, JME_APMC);
1247 return apmc & JME_APMC_PSEUDO_HP_EN;
1248}
1249
1250static void
1251jme_start_shutdown_timer(struct jme_adapter *jme)
1252{
1253 u32 apmc;
1254
1255 apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1256 apmc &= ~JME_APMC_EPIEN_CTRL;
1257 if (!no_extplug) {
1258 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1259 wmb();
1260 }
1261 jwrite32f(jme, JME_APMC, apmc);
1262
1263 jwrite32f(jme, JME_TIMER2, 0);
1264 set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1265 jwrite32(jme, JME_TMCSR,
1266 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1267}
1268
1269static void
1270jme_stop_shutdown_timer(struct jme_adapter *jme)
1271{
1272 u32 apmc;
1273
1274 jwrite32f(jme, JME_TMCSR, 0);
1275 jwrite32f(jme, JME_TIMER2, 0);
1276 clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1277
1278 apmc = jread32(jme, JME_APMC);
1279 apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1280 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1281 wmb();
1282 jwrite32f(jme, JME_APMC, apmc);
1283}
1284
1285static void
1286jme_link_change_tasklet(unsigned long arg)
1287{
1288 struct jme_adapter *jme = (struct jme_adapter *)arg;
1289 struct net_device *netdev = jme->dev;
1290 int rc;
1291
1292 while (!atomic_dec_and_test(&jme->link_changing)) {
1293 atomic_inc(&jme->link_changing);
1294 netif_info(jme, intr, jme->dev, "Get link change lock failed\n");
1295 while (atomic_read(&jme->link_changing) != 1)
1296 netif_info(jme, intr, jme->dev, "Waiting link change lock\n");
1297 }
1298
1299 if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
1300 goto out;
1301
1302 jme->old_mtu = netdev->mtu;
1303 netif_stop_queue(netdev);
1304 if (jme_pseudo_hotplug_enabled(jme))
1305 jme_stop_shutdown_timer(jme);
1306
1307 jme_stop_pcc_timer(jme);
1308 tasklet_disable(&jme->txclean_task);
1309 tasklet_disable(&jme->rxclean_task);
1310 tasklet_disable(&jme->rxempty_task);
1311
1312 if (netif_carrier_ok(netdev)) {
1313 jme_disable_rx_engine(jme);
1314 jme_disable_tx_engine(jme);
1315 jme_reset_mac_processor(jme);
1316 jme_free_rx_resources(jme);
1317 jme_free_tx_resources(jme);
1318
1319 if (test_bit(JME_FLAG_POLL, &jme->flags))
1320 jme_polling_mode(jme);
1321
1322 netif_carrier_off(netdev);
1323 }
1324
1325 jme_check_link(netdev, 0);
1326 if (netif_carrier_ok(netdev)) {
1327 rc = jme_setup_rx_resources(jme);
1328 if (rc) {
1329 pr_err("Allocating resources for RX error, Device STOPPED!\n");
1330 goto out_enable_tasklet;
1331 }
1332
1333 rc = jme_setup_tx_resources(jme);
1334 if (rc) {
1335 pr_err("Allocating resources for TX error, Device STOPPED!\n");
1336 goto err_out_free_rx_resources;
1337 }
1338
1339 jme_enable_rx_engine(jme);
1340 jme_enable_tx_engine(jme);
1341
1342 netif_start_queue(netdev);
1343
1344 if (test_bit(JME_FLAG_POLL, &jme->flags))
1345 jme_interrupt_mode(jme);
1346
1347 jme_start_pcc_timer(jme);
1348 } else if (jme_pseudo_hotplug_enabled(jme)) {
1349 jme_start_shutdown_timer(jme);
1350 }
1351
1352 goto out_enable_tasklet;
1353
1354err_out_free_rx_resources:
1355 jme_free_rx_resources(jme);
1356out_enable_tasklet:
1357 tasklet_enable(&jme->txclean_task);
1358 tasklet_enable(&jme->rxclean_task);
1359 tasklet_enable(&jme->rxempty_task);
1360out:
1361 atomic_inc(&jme->link_changing);
1362}
1363
1364static void
1365jme_rx_clean_tasklet(unsigned long arg)
1366{
1367 struct jme_adapter *jme = (struct jme_adapter *)arg;
1368 struct dynpcc_info *dpi = &(jme->dpi);
1369
1370 jme_process_receive(jme, jme->rx_ring_size);
1371 ++(dpi->intr_cnt);
1372
1373}
1374
1375static int
1376jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
1377{
1378 struct jme_adapter *jme = jme_napi_priv(holder);
1379 int rest;
1380
1381 rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
1382
1383 while (atomic_read(&jme->rx_empty) > 0) {
1384 atomic_dec(&jme->rx_empty);
1385 ++(NET_STAT(jme).rx_dropped);
1386 jme_restart_rx_engine(jme);
1387 }
1388 atomic_inc(&jme->rx_empty);
1389
1390 if (rest) {
1391 JME_RX_COMPLETE(netdev, holder);
1392 jme_interrupt_mode(jme);
1393 }
1394
1395 JME_NAPI_WEIGHT_SET(budget, rest);
1396 return JME_NAPI_WEIGHT_VAL(budget) - rest;
1397}
1398
1399static void
1400jme_rx_empty_tasklet(unsigned long arg)
1401{
1402 struct jme_adapter *jme = (struct jme_adapter *)arg;
1403
1404 if (unlikely(atomic_read(&jme->link_changing) != 1))
1405 return;
1406
1407 if (unlikely(!netif_carrier_ok(jme->dev)))
1408 return;
1409
1410 netif_info(jme, rx_status, jme->dev, "RX Queue Full!\n");
1411
1412 jme_rx_clean_tasklet(arg);
1413
1414 while (atomic_read(&jme->rx_empty) > 0) {
1415 atomic_dec(&jme->rx_empty);
1416 ++(NET_STAT(jme).rx_dropped);
1417 jme_restart_rx_engine(jme);
1418 }
1419 atomic_inc(&jme->rx_empty);
1420}
1421
1422static void
1423jme_wake_queue_if_stopped(struct jme_adapter *jme)
1424{
1425 struct jme_ring *txring = &(jme->txring[0]);
1426
1427 smp_wmb();
1428 if (unlikely(netif_queue_stopped(jme->dev) &&
1429 atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
1430 netif_info(jme, tx_done, jme->dev, "TX Queue Waked\n");
1431 netif_wake_queue(jme->dev);
1432 }
1433
1434}
1435
1436static void
1437jme_tx_clean_tasklet(unsigned long arg)
1438{
1439 struct jme_adapter *jme = (struct jme_adapter *)arg;
1440 struct jme_ring *txring = &(jme->txring[0]);
1441 struct txdesc *txdesc = txring->desc;
1442 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
1443 int i, j, cnt = 0, max, err, mask;
1444
1445 tx_dbg(jme, "Into txclean\n");
1446
1447 if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
1448 goto out;
1449
1450 if (unlikely(atomic_read(&jme->link_changing) != 1))
1451 goto out;
1452
1453 if (unlikely(!netif_carrier_ok(jme->dev)))
1454 goto out;
1455
1456 max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1457 mask = jme->tx_ring_mask;
1458
1459 for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
1460
1461 ctxbi = txbi + i;
1462
1463 if (likely(ctxbi->skb &&
1464 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
1465
1466 tx_dbg(jme, "txclean: %d+%d@%lu\n",
1467 i, ctxbi->nr_desc, jiffies);
1468
1469 err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
1470
1471 for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
1472 ttxbi = txbi + ((i + j) & (mask));
1473 txdesc[(i + j) & (mask)].dw[0] = 0;
1474
1475 pci_unmap_page(jme->pdev,
1476 ttxbi->mapping,
1477 ttxbi->len,
1478 PCI_DMA_TODEVICE);
1479
1480 ttxbi->mapping = 0;
1481 ttxbi->len = 0;
1482 }
1483
1484 dev_kfree_skb(ctxbi->skb);
1485
1486 cnt += ctxbi->nr_desc;
1487
1488 if (unlikely(err)) {
1489 ++(NET_STAT(jme).tx_carrier_errors);
1490 } else {
1491 ++(NET_STAT(jme).tx_packets);
1492 NET_STAT(jme).tx_bytes += ctxbi->len;
1493 }
1494
1495 ctxbi->skb = NULL;
1496 ctxbi->len = 0;
1497 ctxbi->start_xmit = 0;
1498
1499 } else {
1500 break;
1501 }
1502
1503 i = (i + ctxbi->nr_desc) & mask;
1504
1505 ctxbi->nr_desc = 0;
1506 }
1507
1508 tx_dbg(jme, "txclean: done %d@%lu\n", i, jiffies);
1509 atomic_set(&txring->next_to_clean, i);
1510 atomic_add(cnt, &txring->nr_free);
1511
1512 jme_wake_queue_if_stopped(jme);
1513
1514out:
1515 atomic_inc(&jme->tx_cleaning);
1516}
1517
1518static void
1519jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
1520{
1521 /*
1522 * Disable interrupt
1523 */
1524 jwrite32f(jme, JME_IENC, INTR_ENABLE);
1525
1526 if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
1527 /*
1528 * Link change event is critical
1529 * all other events are ignored
1530 */
1531 jwrite32(jme, JME_IEVE, intrstat);
1532 tasklet_schedule(&jme->linkch_task);
1533 goto out_reenable;
1534 }
1535
1536 if (intrstat & INTR_TMINTR) {
1537 jwrite32(jme, JME_IEVE, INTR_TMINTR);
1538 tasklet_schedule(&jme->pcc_task);
1539 }
1540
1541 if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
1542 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
1543 tasklet_schedule(&jme->txclean_task);
1544 }
1545
1546 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1547 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1548 INTR_PCCRX0 |
1549 INTR_RX0EMP)) |
1550 INTR_RX0);
1551 }
1552
1553 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1554 if (intrstat & INTR_RX0EMP)
1555 atomic_inc(&jme->rx_empty);
1556
1557 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1558 if (likely(JME_RX_SCHEDULE_PREP(jme))) {
1559 jme_polling_mode(jme);
1560 JME_RX_SCHEDULE(jme);
1561 }
1562 }
1563 } else {
1564 if (intrstat & INTR_RX0EMP) {
1565 atomic_inc(&jme->rx_empty);
1566 tasklet_hi_schedule(&jme->rxempty_task);
1567 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1568 tasklet_hi_schedule(&jme->rxclean_task);
1569 }
1570 }
1571
1572out_reenable:
1573 /*
1574 * Re-enable interrupt
1575 */
1576 jwrite32f(jme, JME_IENS, INTR_ENABLE);
1577}
1578
1579static irqreturn_t
1580jme_intr(int irq, void *dev_id)
1581{
1582 struct net_device *netdev = dev_id;
1583 struct jme_adapter *jme = netdev_priv(netdev);
1584 u32 intrstat;
1585
1586 intrstat = jread32(jme, JME_IEVE);
1587
1588 /*
1589 * Check if it's really an interrupt for us
1590 */
1591 if (unlikely((intrstat & INTR_ENABLE) == 0))
1592 return IRQ_NONE;
1593
1594 /*
1595 * Check if the device still exist
1596 */
1597 if (unlikely(intrstat == ~((typeof(intrstat))0)))
1598 return IRQ_NONE;
1599
1600 jme_intr_msi(jme, intrstat);
1601
1602 return IRQ_HANDLED;
1603}
1604
1605static irqreturn_t
1606jme_msi(int irq, void *dev_id)
1607{
1608 struct net_device *netdev = dev_id;
1609 struct jme_adapter *jme = netdev_priv(netdev);
1610 u32 intrstat;
1611
1612 intrstat = jread32(jme, JME_IEVE);
1613
1614 jme_intr_msi(jme, intrstat);
1615
1616 return IRQ_HANDLED;
1617}
1618
1619static void
1620jme_reset_link(struct jme_adapter *jme)
1621{
1622 jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1623}
1624
1625static void
1626jme_restart_an(struct jme_adapter *jme)
1627{
1628 u32 bmcr;
1629
1630 spin_lock_bh(&jme->phy_lock);
1631 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1632 bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1633 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1634 spin_unlock_bh(&jme->phy_lock);
1635}
1636
1637static int
1638jme_request_irq(struct jme_adapter *jme)
1639{
1640 int rc;
1641 struct net_device *netdev = jme->dev;
1642 irq_handler_t handler = jme_intr;
1643 int irq_flags = IRQF_SHARED;
1644
1645 if (!pci_enable_msi(jme->pdev)) {
1646 set_bit(JME_FLAG_MSI, &jme->flags);
1647 handler = jme_msi;
1648 irq_flags = 0;
1649 }
1650
1651 rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1652 netdev);
1653 if (rc) {
1654 netdev_err(netdev,
1655 "Unable to request %s interrupt (return: %d)\n",
1656 test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1657 rc);
1658
1659 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1660 pci_disable_msi(jme->pdev);
1661 clear_bit(JME_FLAG_MSI, &jme->flags);
1662 }
1663 } else {
1664 netdev->irq = jme->pdev->irq;
1665 }
1666
1667 return rc;
1668}
1669
1670static void
1671jme_free_irq(struct jme_adapter *jme)
1672{
1673 free_irq(jme->pdev->irq, jme->dev);
1674 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1675 pci_disable_msi(jme->pdev);
1676 clear_bit(JME_FLAG_MSI, &jme->flags);
1677 jme->dev->irq = jme->pdev->irq;
1678 }
1679}
1680
1681static inline void
1682jme_new_phy_on(struct jme_adapter *jme)
1683{
1684 u32 reg;
1685
1686 reg = jread32(jme, JME_PHY_PWR);
1687 reg &= ~(PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1688 PHY_PWR_DWN2 | PHY_PWR_CLKSEL);
1689 jwrite32(jme, JME_PHY_PWR, reg);
1690
1691 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, ®);
1692 reg &= ~PE1_GPREG0_PBG;
1693 reg |= PE1_GPREG0_ENBG;
1694 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1695}
1696
1697static inline void
1698jme_new_phy_off(struct jme_adapter *jme)
1699{
1700 u32 reg;
1701
1702 reg = jread32(jme, JME_PHY_PWR);
1703 reg |= PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1704 PHY_PWR_DWN2 | PHY_PWR_CLKSEL;
1705 jwrite32(jme, JME_PHY_PWR, reg);
1706
1707 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, ®);
1708 reg &= ~PE1_GPREG0_PBG;
1709 reg |= PE1_GPREG0_PDD3COLD;
1710 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1711}
1712
1713static inline void
1714jme_phy_on(struct jme_adapter *jme)
1715{
1716 u32 bmcr;
1717
1718 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1719 bmcr &= ~BMCR_PDOWN;
1720 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1721
1722 if (new_phy_power_ctrl(jme->chip_main_rev))
1723 jme_new_phy_on(jme);
1724}
1725
1726static inline void
1727jme_phy_off(struct jme_adapter *jme)
1728{
1729 u32 bmcr;
1730
1731 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1732 bmcr |= BMCR_PDOWN;
1733 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1734
1735 if (new_phy_power_ctrl(jme->chip_main_rev))
1736 jme_new_phy_off(jme);
1737}
1738
1739static int
1740jme_phy_specreg_read(struct jme_adapter *jme, u32 specreg)
1741{
1742 u32 phy_addr;
1743
1744 phy_addr = JM_PHY_SPEC_REG_READ | specreg;
1745 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_ADDR_REG,
1746 phy_addr);
1747 return jme_mdio_read(jme->dev, jme->mii_if.phy_id,
1748 JM_PHY_SPEC_DATA_REG);
1749}
1750
1751static void
1752jme_phy_specreg_write(struct jme_adapter *jme, u32 ext_reg, u32 phy_data)
1753{
1754 u32 phy_addr;
1755
1756 phy_addr = JM_PHY_SPEC_REG_WRITE | ext_reg;
1757 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_DATA_REG,
1758 phy_data);
1759 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_ADDR_REG,
1760 phy_addr);
1761}
1762
1763static int
1764jme_phy_calibration(struct jme_adapter *jme)
1765{
1766 u32 ctrl1000, phy_data;
1767
1768 jme_phy_off(jme);
1769 jme_phy_on(jme);
1770 /* Enabel PHY test mode 1 */
1771 ctrl1000 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_CTRL1000);
1772 ctrl1000 &= ~PHY_GAD_TEST_MODE_MSK;
1773 ctrl1000 |= PHY_GAD_TEST_MODE_1;
1774 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_CTRL1000, ctrl1000);
1775
1776 phy_data = jme_phy_specreg_read(jme, JM_PHY_EXT_COMM_2_REG);
1777 phy_data &= ~JM_PHY_EXT_COMM_2_CALI_MODE_0;
1778 phy_data |= JM_PHY_EXT_COMM_2_CALI_LATCH |
1779 JM_PHY_EXT_COMM_2_CALI_ENABLE;
1780 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_2_REG, phy_data);
1781 msleep(20);
1782 phy_data = jme_phy_specreg_read(jme, JM_PHY_EXT_COMM_2_REG);
1783 phy_data &= ~(JM_PHY_EXT_COMM_2_CALI_ENABLE |
1784 JM_PHY_EXT_COMM_2_CALI_MODE_0 |
1785 JM_PHY_EXT_COMM_2_CALI_LATCH);
1786 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_2_REG, phy_data);
1787
1788 /* Disable PHY test mode */
1789 ctrl1000 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_CTRL1000);
1790 ctrl1000 &= ~PHY_GAD_TEST_MODE_MSK;
1791 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_CTRL1000, ctrl1000);
1792 return 0;
1793}
1794
1795static int
1796jme_phy_setEA(struct jme_adapter *jme)
1797{
1798 u32 phy_comm0 = 0, phy_comm1 = 0;
1799 u8 nic_ctrl;
1800
1801 pci_read_config_byte(jme->pdev, PCI_PRIV_SHARE_NICCTRL, &nic_ctrl);
1802 if ((nic_ctrl & 0x3) == JME_FLAG_PHYEA_ENABLE)
1803 return 0;
1804
1805 switch (jme->pdev->device) {
1806 case PCI_DEVICE_ID_JMICRON_JMC250:
1807 if (((jme->chip_main_rev == 5) &&
1808 ((jme->chip_sub_rev == 0) || (jme->chip_sub_rev == 1) ||
1809 (jme->chip_sub_rev == 3))) ||
1810 (jme->chip_main_rev >= 6)) {
1811 phy_comm0 = 0x008A;
1812 phy_comm1 = 0x4109;
1813 }
1814 if ((jme->chip_main_rev == 3) &&
1815 ((jme->chip_sub_rev == 1) || (jme->chip_sub_rev == 2)))
1816 phy_comm0 = 0xE088;
1817 break;
1818 case PCI_DEVICE_ID_JMICRON_JMC260:
1819 if (((jme->chip_main_rev == 5) &&
1820 ((jme->chip_sub_rev == 0) || (jme->chip_sub_rev == 1) ||
1821 (jme->chip_sub_rev == 3))) ||
1822 (jme->chip_main_rev >= 6)) {
1823 phy_comm0 = 0x008A;
1824 phy_comm1 = 0x4109;
1825 }
1826 if ((jme->chip_main_rev == 3) &&
1827 ((jme->chip_sub_rev == 1) || (jme->chip_sub_rev == 2)))
1828 phy_comm0 = 0xE088;
1829 if ((jme->chip_main_rev == 2) && (jme->chip_sub_rev == 0))
1830 phy_comm0 = 0x608A;
1831 if ((jme->chip_main_rev == 2) && (jme->chip_sub_rev == 2))
1832 phy_comm0 = 0x408A;
1833 break;
1834 default:
1835 return -ENODEV;
1836 }
1837 if (phy_comm0)
1838 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_0_REG, phy_comm0);
1839 if (phy_comm1)
1840 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_1_REG, phy_comm1);
1841
1842 return 0;
1843}
1844
1845static int
1846jme_open(struct net_device *netdev)
1847{
1848 struct jme_adapter *jme = netdev_priv(netdev);
1849 int rc;
1850
1851 jme_clear_pm_disable_wol(jme);
1852 JME_NAPI_ENABLE(jme);
1853
1854 tasklet_init(&jme->linkch_task, jme_link_change_tasklet,
1855 (unsigned long) jme);
1856 tasklet_init(&jme->txclean_task, jme_tx_clean_tasklet,
1857 (unsigned long) jme);
1858 tasklet_init(&jme->rxclean_task, jme_rx_clean_tasklet,
1859 (unsigned long) jme);
1860 tasklet_init(&jme->rxempty_task, jme_rx_empty_tasklet,
1861 (unsigned long) jme);
1862
1863 rc = jme_request_irq(jme);
1864 if (rc)
1865 goto err_out;
1866
1867 jme_start_irq(jme);
1868
1869 jme_phy_on(jme);
1870 if (test_bit(JME_FLAG_SSET, &jme->flags))
1871 jme_set_link_ksettings(netdev, &jme->old_cmd);
1872 else
1873 jme_reset_phy_processor(jme);
1874 jme_phy_calibration(jme);
1875 jme_phy_setEA(jme);
1876 jme_reset_link(jme);
1877
1878 return 0;
1879
1880err_out:
1881 netif_stop_queue(netdev);
1882 netif_carrier_off(netdev);
1883 return rc;
1884}
1885
1886static void
1887jme_set_100m_half(struct jme_adapter *jme)
1888{
1889 u32 bmcr, tmp;
1890
1891 jme_phy_on(jme);
1892 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1893 tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1894 BMCR_SPEED1000 | BMCR_FULLDPLX);
1895 tmp |= BMCR_SPEED100;
1896
1897 if (bmcr != tmp)
1898 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1899
1900 if (jme->fpgaver)
1901 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1902 else
1903 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
1904}
1905
1906#define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1907static void
1908jme_wait_link(struct jme_adapter *jme)
1909{
1910 u32 phylink, to = JME_WAIT_LINK_TIME;
1911
1912 mdelay(1000);
1913 phylink = jme_linkstat_from_phy(jme);
1914 while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
1915 mdelay(10);
1916 phylink = jme_linkstat_from_phy(jme);
1917 }
1918}
1919
1920static void
1921jme_powersave_phy(struct jme_adapter *jme)
1922{
1923 if (jme->reg_pmcs && device_may_wakeup(&jme->pdev->dev)) {
1924 jme_set_100m_half(jme);
1925 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
1926 jme_wait_link(jme);
1927 jme_clear_pm_enable_wol(jme);
1928 } else {
1929 jme_phy_off(jme);
1930 }
1931}
1932
1933static int
1934jme_close(struct net_device *netdev)
1935{
1936 struct jme_adapter *jme = netdev_priv(netdev);
1937
1938 netif_stop_queue(netdev);
1939 netif_carrier_off(netdev);
1940
1941 jme_stop_irq(jme);
1942 jme_free_irq(jme);
1943
1944 JME_NAPI_DISABLE(jme);
1945
1946 tasklet_kill(&jme->linkch_task);
1947 tasklet_kill(&jme->txclean_task);
1948 tasklet_kill(&jme->rxclean_task);
1949 tasklet_kill(&jme->rxempty_task);
1950
1951 jme_disable_rx_engine(jme);
1952 jme_disable_tx_engine(jme);
1953 jme_reset_mac_processor(jme);
1954 jme_free_rx_resources(jme);
1955 jme_free_tx_resources(jme);
1956 jme->phylink = 0;
1957 jme_phy_off(jme);
1958
1959 return 0;
1960}
1961
1962static int
1963jme_alloc_txdesc(struct jme_adapter *jme,
1964 struct sk_buff *skb)
1965{
1966 struct jme_ring *txring = &(jme->txring[0]);
1967 int idx, nr_alloc, mask = jme->tx_ring_mask;
1968
1969 idx = txring->next_to_use;
1970 nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1971
1972 if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
1973 return -1;
1974
1975 atomic_sub(nr_alloc, &txring->nr_free);
1976
1977 txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1978
1979 return idx;
1980}
1981
1982static int
1983jme_fill_tx_map(struct pci_dev *pdev,
1984 struct txdesc *txdesc,
1985 struct jme_buffer_info *txbi,
1986 struct page *page,
1987 u32 page_offset,
1988 u32 len,
1989 bool hidma)
1990{
1991 dma_addr_t dmaaddr;
1992
1993 dmaaddr = pci_map_page(pdev,
1994 page,
1995 page_offset,
1996 len,
1997 PCI_DMA_TODEVICE);
1998
1999 if (unlikely(pci_dma_mapping_error(pdev, dmaaddr)))
2000 return -EINVAL;
2001
2002 pci_dma_sync_single_for_device(pdev,
2003 dmaaddr,
2004 len,
2005 PCI_DMA_TODEVICE);
2006
2007 txdesc->dw[0] = 0;
2008 txdesc->dw[1] = 0;
2009 txdesc->desc2.flags = TXFLAG_OWN;
2010 txdesc->desc2.flags |= (hidma) ? TXFLAG_64BIT : 0;
2011 txdesc->desc2.datalen = cpu_to_le16(len);
2012 txdesc->desc2.bufaddrh = cpu_to_le32((__u64)dmaaddr >> 32);
2013 txdesc->desc2.bufaddrl = cpu_to_le32(
2014 (__u64)dmaaddr & 0xFFFFFFFFUL);
2015
2016 txbi->mapping = dmaaddr;
2017 txbi->len = len;
2018 return 0;
2019}
2020
2021static void jme_drop_tx_map(struct jme_adapter *jme, int startidx, int count)
2022{
2023 struct jme_ring *txring = &(jme->txring[0]);
2024 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
2025 int mask = jme->tx_ring_mask;
2026 int j;
2027
2028 for (j = 0 ; j < count ; j++) {
2029 ctxbi = txbi + ((startidx + j + 2) & (mask));
2030 pci_unmap_page(jme->pdev,
2031 ctxbi->mapping,
2032 ctxbi->len,
2033 PCI_DMA_TODEVICE);
2034
2035 ctxbi->mapping = 0;
2036 ctxbi->len = 0;
2037 }
2038
2039}
2040
2041static int
2042jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2043{
2044 struct jme_ring *txring = &(jme->txring[0]);
2045 struct txdesc *txdesc = txring->desc, *ctxdesc;
2046 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
2047 bool hidma = jme->dev->features & NETIF_F_HIGHDMA;
2048 int i, nr_frags = skb_shinfo(skb)->nr_frags;
2049 int mask = jme->tx_ring_mask;
2050 const struct skb_frag_struct *frag;
2051 u32 len;
2052 int ret = 0;
2053
2054 for (i = 0 ; i < nr_frags ; ++i) {
2055 frag = &skb_shinfo(skb)->frags[i];
2056 ctxdesc = txdesc + ((idx + i + 2) & (mask));
2057 ctxbi = txbi + ((idx + i + 2) & (mask));
2058
2059 ret = jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi,
2060 skb_frag_page(frag),
2061 frag->page_offset, skb_frag_size(frag), hidma);
2062 if (ret) {
2063 jme_drop_tx_map(jme, idx, i);
2064 goto out;
2065 }
2066
2067 }
2068
2069 len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
2070 ctxdesc = txdesc + ((idx + 1) & (mask));
2071 ctxbi = txbi + ((idx + 1) & (mask));
2072 ret = jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
2073 offset_in_page(skb->data), len, hidma);
2074 if (ret)
2075 jme_drop_tx_map(jme, idx, i);
2076
2077out:
2078 return ret;
2079
2080}
2081
2082
2083static int
2084jme_tx_tso(struct sk_buff *skb, __le16 *mss, u8 *flags)
2085{
2086 *mss = cpu_to_le16(skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT);
2087 if (*mss) {
2088 *flags |= TXFLAG_LSEN;
2089
2090 if (skb->protocol == htons(ETH_P_IP)) {
2091 struct iphdr *iph = ip_hdr(skb);
2092
2093 iph->check = 0;
2094 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
2095 iph->daddr, 0,
2096 IPPROTO_TCP,
2097 0);
2098 } else {
2099 struct ipv6hdr *ip6h = ipv6_hdr(skb);
2100
2101 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ip6h->saddr,
2102 &ip6h->daddr, 0,
2103 IPPROTO_TCP,
2104 0);
2105 }
2106
2107 return 0;
2108 }
2109
2110 return 1;
2111}
2112
2113static void
2114jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
2115{
2116 if (skb->ip_summed == CHECKSUM_PARTIAL) {
2117 u8 ip_proto;
2118
2119 switch (skb->protocol) {
2120 case htons(ETH_P_IP):
2121 ip_proto = ip_hdr(skb)->protocol;
2122 break;
2123 case htons(ETH_P_IPV6):
2124 ip_proto = ipv6_hdr(skb)->nexthdr;
2125 break;
2126 default:
2127 ip_proto = 0;
2128 break;
2129 }
2130
2131 switch (ip_proto) {
2132 case IPPROTO_TCP:
2133 *flags |= TXFLAG_TCPCS;
2134 break;
2135 case IPPROTO_UDP:
2136 *flags |= TXFLAG_UDPCS;
2137 break;
2138 default:
2139 netif_err(jme, tx_err, jme->dev, "Error upper layer protocol\n");
2140 break;
2141 }
2142 }
2143}
2144
2145static inline void
2146jme_tx_vlan(struct sk_buff *skb, __le16 *vlan, u8 *flags)
2147{
2148 if (skb_vlan_tag_present(skb)) {
2149 *flags |= TXFLAG_TAGON;
2150 *vlan = cpu_to_le16(skb_vlan_tag_get(skb));
2151 }
2152}
2153
2154static int
2155jme_fill_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2156{
2157 struct jme_ring *txring = &(jme->txring[0]);
2158 struct txdesc *txdesc;
2159 struct jme_buffer_info *txbi;
2160 u8 flags;
2161 int ret = 0;
2162
2163 txdesc = (struct txdesc *)txring->desc + idx;
2164 txbi = txring->bufinf + idx;
2165
2166 txdesc->dw[0] = 0;
2167 txdesc->dw[1] = 0;
2168 txdesc->dw[2] = 0;
2169 txdesc->dw[3] = 0;
2170 txdesc->desc1.pktsize = cpu_to_le16(skb->len);
2171 /*
2172 * Set OWN bit at final.
2173 * When kernel transmit faster than NIC.
2174 * And NIC trying to send this descriptor before we tell
2175 * it to start sending this TX queue.
2176 * Other fields are already filled correctly.
2177 */
2178 wmb();
2179 flags = TXFLAG_OWN | TXFLAG_INT;
2180 /*
2181 * Set checksum flags while not tso
2182 */
2183 if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
2184 jme_tx_csum(jme, skb, &flags);
2185 jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
2186 ret = jme_map_tx_skb(jme, skb, idx);
2187 if (ret)
2188 return ret;
2189
2190 txdesc->desc1.flags = flags;
2191 /*
2192 * Set tx buffer info after telling NIC to send
2193 * For better tx_clean timing
2194 */
2195 wmb();
2196 txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
2197 txbi->skb = skb;
2198 txbi->len = skb->len;
2199 txbi->start_xmit = jiffies;
2200 if (!txbi->start_xmit)
2201 txbi->start_xmit = (0UL-1);
2202
2203 return 0;
2204}
2205
2206static void
2207jme_stop_queue_if_full(struct jme_adapter *jme)
2208{
2209 struct jme_ring *txring = &(jme->txring[0]);
2210 struct jme_buffer_info *txbi = txring->bufinf;
2211 int idx = atomic_read(&txring->next_to_clean);
2212
2213 txbi += idx;
2214
2215 smp_wmb();
2216 if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
2217 netif_stop_queue(jme->dev);
2218 netif_info(jme, tx_queued, jme->dev, "TX Queue Paused\n");
2219 smp_wmb();
2220 if (atomic_read(&txring->nr_free)
2221 >= (jme->tx_wake_threshold)) {
2222 netif_wake_queue(jme->dev);
2223 netif_info(jme, tx_queued, jme->dev, "TX Queue Fast Waked\n");
2224 }
2225 }
2226
2227 if (unlikely(txbi->start_xmit &&
2228 (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
2229 txbi->skb)) {
2230 netif_stop_queue(jme->dev);
2231 netif_info(jme, tx_queued, jme->dev,
2232 "TX Queue Stopped %d@%lu\n", idx, jiffies);
2233 }
2234}
2235
2236/*
2237 * This function is already protected by netif_tx_lock()
2238 */
2239
2240static netdev_tx_t
2241jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
2242{
2243 struct jme_adapter *jme = netdev_priv(netdev);
2244 int idx;
2245
2246 if (unlikely(skb_is_gso(skb) && skb_cow_head(skb, 0))) {
2247 dev_kfree_skb_any(skb);
2248 ++(NET_STAT(jme).tx_dropped);
2249 return NETDEV_TX_OK;
2250 }
2251
2252 idx = jme_alloc_txdesc(jme, skb);
2253
2254 if (unlikely(idx < 0)) {
2255 netif_stop_queue(netdev);
2256 netif_err(jme, tx_err, jme->dev,
2257 "BUG! Tx ring full when queue awake!\n");
2258
2259 return NETDEV_TX_BUSY;
2260 }
2261
2262 if (jme_fill_tx_desc(jme, skb, idx))
2263 return NETDEV_TX_OK;
2264
2265 jwrite32(jme, JME_TXCS, jme->reg_txcs |
2266 TXCS_SELECT_QUEUE0 |
2267 TXCS_QUEUE0S |
2268 TXCS_ENABLE);
2269
2270 tx_dbg(jme, "xmit: %d+%d@%lu\n",
2271 idx, skb_shinfo(skb)->nr_frags + 2, jiffies);
2272 jme_stop_queue_if_full(jme);
2273
2274 return NETDEV_TX_OK;
2275}
2276
2277static void
2278jme_set_unicastaddr(struct net_device *netdev)
2279{
2280 struct jme_adapter *jme = netdev_priv(netdev);
2281 u32 val;
2282
2283 val = (netdev->dev_addr[3] & 0xff) << 24 |
2284 (netdev->dev_addr[2] & 0xff) << 16 |
2285 (netdev->dev_addr[1] & 0xff) << 8 |
2286 (netdev->dev_addr[0] & 0xff);
2287 jwrite32(jme, JME_RXUMA_LO, val);
2288 val = (netdev->dev_addr[5] & 0xff) << 8 |
2289 (netdev->dev_addr[4] & 0xff);
2290 jwrite32(jme, JME_RXUMA_HI, val);
2291}
2292
2293static int
2294jme_set_macaddr(struct net_device *netdev, void *p)
2295{
2296 struct jme_adapter *jme = netdev_priv(netdev);
2297 struct sockaddr *addr = p;
2298
2299 if (netif_running(netdev))
2300 return -EBUSY;
2301
2302 spin_lock_bh(&jme->macaddr_lock);
2303 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2304 jme_set_unicastaddr(netdev);
2305 spin_unlock_bh(&jme->macaddr_lock);
2306
2307 return 0;
2308}
2309
2310static void
2311jme_set_multi(struct net_device *netdev)
2312{
2313 struct jme_adapter *jme = netdev_priv(netdev);
2314 u32 mc_hash[2] = {};
2315
2316 spin_lock_bh(&jme->rxmcs_lock);
2317
2318 jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
2319
2320 if (netdev->flags & IFF_PROMISC) {
2321 jme->reg_rxmcs |= RXMCS_ALLFRAME;
2322 } else if (netdev->flags & IFF_ALLMULTI) {
2323 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
2324 } else if (netdev->flags & IFF_MULTICAST) {
2325 struct netdev_hw_addr *ha;
2326 int bit_nr;
2327
2328 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
2329 netdev_for_each_mc_addr(ha, netdev) {
2330 bit_nr = ether_crc(ETH_ALEN, ha->addr) & 0x3F;
2331 mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2332 }
2333
2334 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2335 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
2336 }
2337
2338 wmb();
2339 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2340
2341 spin_unlock_bh(&jme->rxmcs_lock);
2342}
2343
2344static int
2345jme_change_mtu(struct net_device *netdev, int new_mtu)
2346{
2347 struct jme_adapter *jme = netdev_priv(netdev);
2348
2349 netdev->mtu = new_mtu;
2350 netdev_update_features(netdev);
2351
2352 jme_restart_rx_engine(jme);
2353 jme_reset_link(jme);
2354
2355 return 0;
2356}
2357
2358static void
2359jme_tx_timeout(struct net_device *netdev)
2360{
2361 struct jme_adapter *jme = netdev_priv(netdev);
2362
2363 jme->phylink = 0;
2364 jme_reset_phy_processor(jme);
2365 if (test_bit(JME_FLAG_SSET, &jme->flags))
2366 jme_set_link_ksettings(netdev, &jme->old_cmd);
2367
2368 /*
2369 * Force to Reset the link again
2370 */
2371 jme_reset_link(jme);
2372}
2373
2374static void
2375jme_get_drvinfo(struct net_device *netdev,
2376 struct ethtool_drvinfo *info)
2377{
2378 struct jme_adapter *jme = netdev_priv(netdev);
2379
2380 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
2381 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
2382 strlcpy(info->bus_info, pci_name(jme->pdev), sizeof(info->bus_info));
2383}
2384
2385static int
2386jme_get_regs_len(struct net_device *netdev)
2387{
2388 return JME_REG_LEN;
2389}
2390
2391static void
2392mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
2393{
2394 int i;
2395
2396 for (i = 0 ; i < len ; i += 4)
2397 p[i >> 2] = jread32(jme, reg + i);
2398}
2399
2400static void
2401mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
2402{
2403 int i;
2404 u16 *p16 = (u16 *)p;
2405
2406 for (i = 0 ; i < reg_nr ; ++i)
2407 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
2408}
2409
2410static void
2411jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2412{
2413 struct jme_adapter *jme = netdev_priv(netdev);
2414 u32 *p32 = (u32 *)p;
2415
2416 memset(p, 0xFF, JME_REG_LEN);
2417
2418 regs->version = 1;
2419 mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2420
2421 p32 += 0x100 >> 2;
2422 mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2423
2424 p32 += 0x100 >> 2;
2425 mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2426
2427 p32 += 0x100 >> 2;
2428 mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2429
2430 p32 += 0x100 >> 2;
2431 mdio_memcpy(jme, p32, JME_PHY_REG_NR);
2432}
2433
2434static int
2435jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2436{
2437 struct jme_adapter *jme = netdev_priv(netdev);
2438
2439 ecmd->tx_coalesce_usecs = PCC_TX_TO;
2440 ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2441
2442 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2443 ecmd->use_adaptive_rx_coalesce = false;
2444 ecmd->rx_coalesce_usecs = 0;
2445 ecmd->rx_max_coalesced_frames = 0;
2446 return 0;
2447 }
2448
2449 ecmd->use_adaptive_rx_coalesce = true;
2450
2451 switch (jme->dpi.cur) {
2452 case PCC_P1:
2453 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2454 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2455 break;
2456 case PCC_P2:
2457 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2458 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2459 break;
2460 case PCC_P3:
2461 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2462 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2463 break;
2464 default:
2465 break;
2466 }
2467
2468 return 0;
2469}
2470
2471static int
2472jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2473{
2474 struct jme_adapter *jme = netdev_priv(netdev);
2475 struct dynpcc_info *dpi = &(jme->dpi);
2476
2477 if (netif_running(netdev))
2478 return -EBUSY;
2479
2480 if (ecmd->use_adaptive_rx_coalesce &&
2481 test_bit(JME_FLAG_POLL, &jme->flags)) {
2482 clear_bit(JME_FLAG_POLL, &jme->flags);
2483 jme->jme_rx = netif_rx;
2484 dpi->cur = PCC_P1;
2485 dpi->attempt = PCC_P1;
2486 dpi->cnt = 0;
2487 jme_set_rx_pcc(jme, PCC_P1);
2488 jme_interrupt_mode(jme);
2489 } else if (!(ecmd->use_adaptive_rx_coalesce) &&
2490 !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2491 set_bit(JME_FLAG_POLL, &jme->flags);
2492 jme->jme_rx = netif_receive_skb;
2493 jme_interrupt_mode(jme);
2494 }
2495
2496 return 0;
2497}
2498
2499static void
2500jme_get_pauseparam(struct net_device *netdev,
2501 struct ethtool_pauseparam *ecmd)
2502{
2503 struct jme_adapter *jme = netdev_priv(netdev);
2504 u32 val;
2505
2506 ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2507 ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2508
2509 spin_lock_bh(&jme->phy_lock);
2510 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2511 spin_unlock_bh(&jme->phy_lock);
2512
2513 ecmd->autoneg =
2514 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
2515}
2516
2517static int
2518jme_set_pauseparam(struct net_device *netdev,
2519 struct ethtool_pauseparam *ecmd)
2520{
2521 struct jme_adapter *jme = netdev_priv(netdev);
2522 u32 val;
2523
2524 if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
2525 (ecmd->tx_pause != 0)) {
2526
2527 if (ecmd->tx_pause)
2528 jme->reg_txpfc |= TXPFC_PF_EN;
2529 else
2530 jme->reg_txpfc &= ~TXPFC_PF_EN;
2531
2532 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2533 }
2534
2535 spin_lock_bh(&jme->rxmcs_lock);
2536 if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
2537 (ecmd->rx_pause != 0)) {
2538
2539 if (ecmd->rx_pause)
2540 jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2541 else
2542 jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2543
2544 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2545 }
2546 spin_unlock_bh(&jme->rxmcs_lock);
2547
2548 spin_lock_bh(&jme->phy_lock);
2549 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2550 if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
2551 (ecmd->autoneg != 0)) {
2552
2553 if (ecmd->autoneg)
2554 val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2555 else
2556 val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2557
2558 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2559 MII_ADVERTISE, val);
2560 }
2561 spin_unlock_bh(&jme->phy_lock);
2562
2563 return 0;
2564}
2565
2566static void
2567jme_get_wol(struct net_device *netdev,
2568 struct ethtool_wolinfo *wol)
2569{
2570 struct jme_adapter *jme = netdev_priv(netdev);
2571
2572 wol->supported = WAKE_MAGIC | WAKE_PHY;
2573
2574 wol->wolopts = 0;
2575
2576 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2577 wol->wolopts |= WAKE_PHY;
2578
2579 if (jme->reg_pmcs & PMCS_MFEN)
2580 wol->wolopts |= WAKE_MAGIC;
2581
2582}
2583
2584static int
2585jme_set_wol(struct net_device *netdev,
2586 struct ethtool_wolinfo *wol)
2587{
2588 struct jme_adapter *jme = netdev_priv(netdev);
2589
2590 if (wol->wolopts & (WAKE_MAGICSECURE |
2591 WAKE_UCAST |
2592 WAKE_MCAST |
2593 WAKE_BCAST |
2594 WAKE_ARP))
2595 return -EOPNOTSUPP;
2596
2597 jme->reg_pmcs = 0;
2598
2599 if (wol->wolopts & WAKE_PHY)
2600 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2601
2602 if (wol->wolopts & WAKE_MAGIC)
2603 jme->reg_pmcs |= PMCS_MFEN;
2604
2605 return 0;
2606}
2607
2608static int
2609jme_get_link_ksettings(struct net_device *netdev,
2610 struct ethtool_link_ksettings *cmd)
2611{
2612 struct jme_adapter *jme = netdev_priv(netdev);
2613
2614 spin_lock_bh(&jme->phy_lock);
2615 mii_ethtool_get_link_ksettings(&jme->mii_if, cmd);
2616 spin_unlock_bh(&jme->phy_lock);
2617 return 0;
2618}
2619
2620static int
2621jme_set_link_ksettings(struct net_device *netdev,
2622 const struct ethtool_link_ksettings *cmd)
2623{
2624 struct jme_adapter *jme = netdev_priv(netdev);
2625 int rc, fdc = 0;
2626
2627 if (cmd->base.speed == SPEED_1000 &&
2628 cmd->base.autoneg != AUTONEG_ENABLE)
2629 return -EINVAL;
2630
2631 /*
2632 * Check If user changed duplex only while force_media.
2633 * Hardware would not generate link change interrupt.
2634 */
2635 if (jme->mii_if.force_media &&
2636 cmd->base.autoneg != AUTONEG_ENABLE &&
2637 (jme->mii_if.full_duplex != cmd->base.duplex))
2638 fdc = 1;
2639
2640 spin_lock_bh(&jme->phy_lock);
2641 rc = mii_ethtool_set_link_ksettings(&jme->mii_if, cmd);
2642 spin_unlock_bh(&jme->phy_lock);
2643
2644 if (!rc) {
2645 if (fdc)
2646 jme_reset_link(jme);
2647 jme->old_cmd = *cmd;
2648 set_bit(JME_FLAG_SSET, &jme->flags);
2649 }
2650
2651 return rc;
2652}
2653
2654static int
2655jme_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
2656{
2657 int rc;
2658 struct jme_adapter *jme = netdev_priv(netdev);
2659 struct mii_ioctl_data *mii_data = if_mii(rq);
2660 unsigned int duplex_chg;
2661
2662 if (cmd == SIOCSMIIREG) {
2663 u16 val = mii_data->val_in;
2664 if (!(val & (BMCR_RESET|BMCR_ANENABLE)) &&
2665 (val & BMCR_SPEED1000))
2666 return -EINVAL;
2667 }
2668
2669 spin_lock_bh(&jme->phy_lock);
2670 rc = generic_mii_ioctl(&jme->mii_if, mii_data, cmd, &duplex_chg);
2671 spin_unlock_bh(&jme->phy_lock);
2672
2673 if (!rc && (cmd == SIOCSMIIREG)) {
2674 if (duplex_chg)
2675 jme_reset_link(jme);
2676 jme_get_link_ksettings(netdev, &jme->old_cmd);
2677 set_bit(JME_FLAG_SSET, &jme->flags);
2678 }
2679
2680 return rc;
2681}
2682
2683static u32
2684jme_get_link(struct net_device *netdev)
2685{
2686 struct jme_adapter *jme = netdev_priv(netdev);
2687 return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2688}
2689
2690static u32
2691jme_get_msglevel(struct net_device *netdev)
2692{
2693 struct jme_adapter *jme = netdev_priv(netdev);
2694 return jme->msg_enable;
2695}
2696
2697static void
2698jme_set_msglevel(struct net_device *netdev, u32 value)
2699{
2700 struct jme_adapter *jme = netdev_priv(netdev);
2701 jme->msg_enable = value;
2702}
2703
2704static netdev_features_t
2705jme_fix_features(struct net_device *netdev, netdev_features_t features)
2706{
2707 if (netdev->mtu > 1900)
2708 features &= ~(NETIF_F_ALL_TSO | NETIF_F_CSUM_MASK);
2709 return features;
2710}
2711
2712static int
2713jme_set_features(struct net_device *netdev, netdev_features_t features)
2714{
2715 struct jme_adapter *jme = netdev_priv(netdev);
2716
2717 spin_lock_bh(&jme->rxmcs_lock);
2718 if (features & NETIF_F_RXCSUM)
2719 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2720 else
2721 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2722 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2723 spin_unlock_bh(&jme->rxmcs_lock);
2724
2725 return 0;
2726}
2727
2728#ifdef CONFIG_NET_POLL_CONTROLLER
2729static void jme_netpoll(struct net_device *dev)
2730{
2731 unsigned long flags;
2732
2733 local_irq_save(flags);
2734 jme_intr(dev->irq, dev);
2735 local_irq_restore(flags);
2736}
2737#endif
2738
2739static int
2740jme_nway_reset(struct net_device *netdev)
2741{
2742 struct jme_adapter *jme = netdev_priv(netdev);
2743 jme_restart_an(jme);
2744 return 0;
2745}
2746
2747static u8
2748jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2749{
2750 u32 val;
2751 int to;
2752
2753 val = jread32(jme, JME_SMBCSR);
2754 to = JME_SMB_BUSY_TIMEOUT;
2755 while ((val & SMBCSR_BUSY) && --to) {
2756 msleep(1);
2757 val = jread32(jme, JME_SMBCSR);
2758 }
2759 if (!to) {
2760 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2761 return 0xFF;
2762 }
2763
2764 jwrite32(jme, JME_SMBINTF,
2765 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2766 SMBINTF_HWRWN_READ |
2767 SMBINTF_HWCMD);
2768
2769 val = jread32(jme, JME_SMBINTF);
2770 to = JME_SMB_BUSY_TIMEOUT;
2771 while ((val & SMBINTF_HWCMD) && --to) {
2772 msleep(1);
2773 val = jread32(jme, JME_SMBINTF);
2774 }
2775 if (!to) {
2776 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2777 return 0xFF;
2778 }
2779
2780 return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2781}
2782
2783static void
2784jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
2785{
2786 u32 val;
2787 int to;
2788
2789 val = jread32(jme, JME_SMBCSR);
2790 to = JME_SMB_BUSY_TIMEOUT;
2791 while ((val & SMBCSR_BUSY) && --to) {
2792 msleep(1);
2793 val = jread32(jme, JME_SMBCSR);
2794 }
2795 if (!to) {
2796 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2797 return;
2798 }
2799
2800 jwrite32(jme, JME_SMBINTF,
2801 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2802 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2803 SMBINTF_HWRWN_WRITE |
2804 SMBINTF_HWCMD);
2805
2806 val = jread32(jme, JME_SMBINTF);
2807 to = JME_SMB_BUSY_TIMEOUT;
2808 while ((val & SMBINTF_HWCMD) && --to) {
2809 msleep(1);
2810 val = jread32(jme, JME_SMBINTF);
2811 }
2812 if (!to) {
2813 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2814 return;
2815 }
2816
2817 mdelay(2);
2818}
2819
2820static int
2821jme_get_eeprom_len(struct net_device *netdev)
2822{
2823 struct jme_adapter *jme = netdev_priv(netdev);
2824 u32 val;
2825 val = jread32(jme, JME_SMBCSR);
2826 return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
2827}
2828
2829static int
2830jme_get_eeprom(struct net_device *netdev,
2831 struct ethtool_eeprom *eeprom, u8 *data)
2832{
2833 struct jme_adapter *jme = netdev_priv(netdev);
2834 int i, offset = eeprom->offset, len = eeprom->len;
2835
2836 /*
2837 * ethtool will check the boundary for us
2838 */
2839 eeprom->magic = JME_EEPROM_MAGIC;
2840 for (i = 0 ; i < len ; ++i)
2841 data[i] = jme_smb_read(jme, i + offset);
2842
2843 return 0;
2844}
2845
2846static int
2847jme_set_eeprom(struct net_device *netdev,
2848 struct ethtool_eeprom *eeprom, u8 *data)
2849{
2850 struct jme_adapter *jme = netdev_priv(netdev);
2851 int i, offset = eeprom->offset, len = eeprom->len;
2852
2853 if (eeprom->magic != JME_EEPROM_MAGIC)
2854 return -EINVAL;
2855
2856 /*
2857 * ethtool will check the boundary for us
2858 */
2859 for (i = 0 ; i < len ; ++i)
2860 jme_smb_write(jme, i + offset, data[i]);
2861
2862 return 0;
2863}
2864
2865static const struct ethtool_ops jme_ethtool_ops = {
2866 .get_drvinfo = jme_get_drvinfo,
2867 .get_regs_len = jme_get_regs_len,
2868 .get_regs = jme_get_regs,
2869 .get_coalesce = jme_get_coalesce,
2870 .set_coalesce = jme_set_coalesce,
2871 .get_pauseparam = jme_get_pauseparam,
2872 .set_pauseparam = jme_set_pauseparam,
2873 .get_wol = jme_get_wol,
2874 .set_wol = jme_set_wol,
2875 .get_link = jme_get_link,
2876 .get_msglevel = jme_get_msglevel,
2877 .set_msglevel = jme_set_msglevel,
2878 .nway_reset = jme_nway_reset,
2879 .get_eeprom_len = jme_get_eeprom_len,
2880 .get_eeprom = jme_get_eeprom,
2881 .set_eeprom = jme_set_eeprom,
2882 .get_link_ksettings = jme_get_link_ksettings,
2883 .set_link_ksettings = jme_set_link_ksettings,
2884};
2885
2886static int
2887jme_pci_dma64(struct pci_dev *pdev)
2888{
2889 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
2890 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
2891 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)))
2892 return 1;
2893
2894 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
2895 !pci_set_dma_mask(pdev, DMA_BIT_MASK(40)))
2896 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40)))
2897 return 1;
2898
2899 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
2900 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)))
2901 return 0;
2902
2903 return -1;
2904}
2905
2906static inline void
2907jme_phy_init(struct jme_adapter *jme)
2908{
2909 u16 reg26;
2910
2911 reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
2912 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
2913}
2914
2915static inline void
2916jme_check_hw_ver(struct jme_adapter *jme)
2917{
2918 u32 chipmode;
2919
2920 chipmode = jread32(jme, JME_CHIPMODE);
2921
2922 jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
2923 jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
2924 jme->chip_main_rev = jme->chiprev & 0xF;
2925 jme->chip_sub_rev = (jme->chiprev >> 4) & 0xF;
2926}
2927
2928static const struct net_device_ops jme_netdev_ops = {
2929 .ndo_open = jme_open,
2930 .ndo_stop = jme_close,
2931 .ndo_validate_addr = eth_validate_addr,
2932 .ndo_do_ioctl = jme_ioctl,
2933 .ndo_start_xmit = jme_start_xmit,
2934 .ndo_set_mac_address = jme_set_macaddr,
2935 .ndo_set_rx_mode = jme_set_multi,
2936 .ndo_change_mtu = jme_change_mtu,
2937 .ndo_tx_timeout = jme_tx_timeout,
2938 .ndo_fix_features = jme_fix_features,
2939 .ndo_set_features = jme_set_features,
2940#ifdef CONFIG_NET_POLL_CONTROLLER
2941 .ndo_poll_controller = jme_netpoll,
2942#endif
2943};
2944
2945static int
2946jme_init_one(struct pci_dev *pdev,
2947 const struct pci_device_id *ent)
2948{
2949 int rc = 0, using_dac, i;
2950 struct net_device *netdev;
2951 struct jme_adapter *jme;
2952 u16 bmcr, bmsr;
2953 u32 apmc;
2954
2955 /*
2956 * set up PCI device basics
2957 */
2958 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
2959 PCIE_LINK_STATE_CLKPM);
2960
2961 rc = pci_enable_device(pdev);
2962 if (rc) {
2963 pr_err("Cannot enable PCI device\n");
2964 goto err_out;
2965 }
2966
2967 using_dac = jme_pci_dma64(pdev);
2968 if (using_dac < 0) {
2969 pr_err("Cannot set PCI DMA Mask\n");
2970 rc = -EIO;
2971 goto err_out_disable_pdev;
2972 }
2973
2974 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
2975 pr_err("No PCI resource region found\n");
2976 rc = -ENOMEM;
2977 goto err_out_disable_pdev;
2978 }
2979
2980 rc = pci_request_regions(pdev, DRV_NAME);
2981 if (rc) {
2982 pr_err("Cannot obtain PCI resource region\n");
2983 goto err_out_disable_pdev;
2984 }
2985
2986 pci_set_master(pdev);
2987
2988 /*
2989 * alloc and init net device
2990 */
2991 netdev = alloc_etherdev(sizeof(*jme));
2992 if (!netdev) {
2993 rc = -ENOMEM;
2994 goto err_out_release_regions;
2995 }
2996 netdev->netdev_ops = &jme_netdev_ops;
2997 netdev->ethtool_ops = &jme_ethtool_ops;
2998 netdev->watchdog_timeo = TX_TIMEOUT;
2999 netdev->hw_features = NETIF_F_IP_CSUM |
3000 NETIF_F_IPV6_CSUM |
3001 NETIF_F_SG |
3002 NETIF_F_TSO |
3003 NETIF_F_TSO6 |
3004 NETIF_F_RXCSUM;
3005 netdev->features = NETIF_F_IP_CSUM |
3006 NETIF_F_IPV6_CSUM |
3007 NETIF_F_SG |
3008 NETIF_F_TSO |
3009 NETIF_F_TSO6 |
3010 NETIF_F_HW_VLAN_CTAG_TX |
3011 NETIF_F_HW_VLAN_CTAG_RX;
3012 if (using_dac)
3013 netdev->features |= NETIF_F_HIGHDMA;
3014
3015 /* MTU range: 1280 - 9202*/
3016 netdev->min_mtu = IPV6_MIN_MTU;
3017 netdev->max_mtu = MAX_ETHERNET_JUMBO_PACKET_SIZE - ETH_HLEN;
3018
3019 SET_NETDEV_DEV(netdev, &pdev->dev);
3020 pci_set_drvdata(pdev, netdev);
3021
3022 /*
3023 * init adapter info
3024 */
3025 jme = netdev_priv(netdev);
3026 jme->pdev = pdev;
3027 jme->dev = netdev;
3028 jme->jme_rx = netif_rx;
3029 jme->old_mtu = netdev->mtu = 1500;
3030 jme->phylink = 0;
3031 jme->tx_ring_size = 1 << 10;
3032 jme->tx_ring_mask = jme->tx_ring_size - 1;
3033 jme->tx_wake_threshold = 1 << 9;
3034 jme->rx_ring_size = 1 << 9;
3035 jme->rx_ring_mask = jme->rx_ring_size - 1;
3036 jme->msg_enable = JME_DEF_MSG_ENABLE;
3037 jme->regs = ioremap(pci_resource_start(pdev, 0),
3038 pci_resource_len(pdev, 0));
3039 if (!(jme->regs)) {
3040 pr_err("Mapping PCI resource region error\n");
3041 rc = -ENOMEM;
3042 goto err_out_free_netdev;
3043 }
3044
3045 if (no_pseudohp) {
3046 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
3047 jwrite32(jme, JME_APMC, apmc);
3048 } else if (force_pseudohp) {
3049 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
3050 jwrite32(jme, JME_APMC, apmc);
3051 }
3052
3053 NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, NAPI_POLL_WEIGHT)
3054
3055 spin_lock_init(&jme->phy_lock);
3056 spin_lock_init(&jme->macaddr_lock);
3057 spin_lock_init(&jme->rxmcs_lock);
3058
3059 atomic_set(&jme->link_changing, 1);
3060 atomic_set(&jme->rx_cleaning, 1);
3061 atomic_set(&jme->tx_cleaning, 1);
3062 atomic_set(&jme->rx_empty, 1);
3063
3064 tasklet_init(&jme->pcc_task,
3065 jme_pcc_tasklet,
3066 (unsigned long) jme);
3067 jme->dpi.cur = PCC_P1;
3068
3069 jme->reg_ghc = 0;
3070 jme->reg_rxcs = RXCS_DEFAULT;
3071 jme->reg_rxmcs = RXMCS_DEFAULT;
3072 jme->reg_txpfc = 0;
3073 jme->reg_pmcs = PMCS_MFEN;
3074 jme->reg_gpreg1 = GPREG1_DEFAULT;
3075
3076 if (jme->reg_rxmcs & RXMCS_CHECKSUM)
3077 netdev->features |= NETIF_F_RXCSUM;
3078
3079 /*
3080 * Get Max Read Req Size from PCI Config Space
3081 */
3082 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
3083 jme->mrrs &= PCI_DCSR_MRRS_MASK;
3084 switch (jme->mrrs) {
3085 case MRRS_128B:
3086 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
3087 break;
3088 case MRRS_256B:
3089 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
3090 break;
3091 default:
3092 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
3093 break;
3094 }
3095
3096 /*
3097 * Must check before reset_mac_processor
3098 */
3099 jme_check_hw_ver(jme);
3100 jme->mii_if.dev = netdev;
3101 if (jme->fpgaver) {
3102 jme->mii_if.phy_id = 0;
3103 for (i = 1 ; i < 32 ; ++i) {
3104 bmcr = jme_mdio_read(netdev, i, MII_BMCR);
3105 bmsr = jme_mdio_read(netdev, i, MII_BMSR);
3106 if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
3107 jme->mii_if.phy_id = i;
3108 break;
3109 }
3110 }
3111
3112 if (!jme->mii_if.phy_id) {
3113 rc = -EIO;
3114 pr_err("Can not find phy_id\n");
3115 goto err_out_unmap;
3116 }
3117
3118 jme->reg_ghc |= GHC_LINK_POLL;
3119 } else {
3120 jme->mii_if.phy_id = 1;
3121 }
3122 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
3123 jme->mii_if.supports_gmii = true;
3124 else
3125 jme->mii_if.supports_gmii = false;
3126 jme->mii_if.phy_id_mask = 0x1F;
3127 jme->mii_if.reg_num_mask = 0x1F;
3128 jme->mii_if.mdio_read = jme_mdio_read;
3129 jme->mii_if.mdio_write = jme_mdio_write;
3130
3131 jme_clear_pm_disable_wol(jme);
3132 device_init_wakeup(&pdev->dev, true);
3133
3134 jme_set_phyfifo_5level(jme);
3135 jme->pcirev = pdev->revision;
3136 if (!jme->fpgaver)
3137 jme_phy_init(jme);
3138 jme_phy_off(jme);
3139
3140 /*
3141 * Reset MAC processor and reload EEPROM for MAC Address
3142 */
3143 jme_reset_mac_processor(jme);
3144 rc = jme_reload_eeprom(jme);
3145 if (rc) {
3146 pr_err("Reload eeprom for reading MAC Address error\n");
3147 goto err_out_unmap;
3148 }
3149 jme_load_macaddr(netdev);
3150
3151 /*
3152 * Tell stack that we are not ready to work until open()
3153 */
3154 netif_carrier_off(netdev);
3155
3156 rc = register_netdev(netdev);
3157 if (rc) {
3158 pr_err("Cannot register net device\n");
3159 goto err_out_unmap;
3160 }
3161
3162 netif_info(jme, probe, jme->dev, "%s%s chiprev:%x pcirev:%x macaddr:%pM\n",
3163 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250) ?
3164 "JMC250 Gigabit Ethernet" :
3165 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC260) ?
3166 "JMC260 Fast Ethernet" : "Unknown",
3167 (jme->fpgaver != 0) ? " (FPGA)" : "",
3168 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
3169 jme->pcirev, netdev->dev_addr);
3170
3171 return 0;
3172
3173err_out_unmap:
3174 iounmap(jme->regs);
3175err_out_free_netdev:
3176 free_netdev(netdev);
3177err_out_release_regions:
3178 pci_release_regions(pdev);
3179err_out_disable_pdev:
3180 pci_disable_device(pdev);
3181err_out:
3182 return rc;
3183}
3184
3185static void
3186jme_remove_one(struct pci_dev *pdev)
3187{
3188 struct net_device *netdev = pci_get_drvdata(pdev);
3189 struct jme_adapter *jme = netdev_priv(netdev);
3190
3191 unregister_netdev(netdev);
3192 iounmap(jme->regs);
3193 free_netdev(netdev);
3194 pci_release_regions(pdev);
3195 pci_disable_device(pdev);
3196
3197}
3198
3199static void
3200jme_shutdown(struct pci_dev *pdev)
3201{
3202 struct net_device *netdev = pci_get_drvdata(pdev);
3203 struct jme_adapter *jme = netdev_priv(netdev);
3204
3205 jme_powersave_phy(jme);
3206 pci_pme_active(pdev, true);
3207}
3208
3209#ifdef CONFIG_PM_SLEEP
3210static int
3211jme_suspend(struct device *dev)
3212{
3213 struct pci_dev *pdev = to_pci_dev(dev);
3214 struct net_device *netdev = pci_get_drvdata(pdev);
3215 struct jme_adapter *jme = netdev_priv(netdev);
3216
3217 if (!netif_running(netdev))
3218 return 0;
3219
3220 atomic_dec(&jme->link_changing);
3221
3222 netif_device_detach(netdev);
3223 netif_stop_queue(netdev);
3224 jme_stop_irq(jme);
3225
3226 tasklet_disable(&jme->txclean_task);
3227 tasklet_disable(&jme->rxclean_task);
3228 tasklet_disable(&jme->rxempty_task);
3229
3230 if (netif_carrier_ok(netdev)) {
3231 if (test_bit(JME_FLAG_POLL, &jme->flags))
3232 jme_polling_mode(jme);
3233
3234 jme_stop_pcc_timer(jme);
3235 jme_disable_rx_engine(jme);
3236 jme_disable_tx_engine(jme);
3237 jme_reset_mac_processor(jme);
3238 jme_free_rx_resources(jme);
3239 jme_free_tx_resources(jme);
3240 netif_carrier_off(netdev);
3241 jme->phylink = 0;
3242 }
3243
3244 tasklet_enable(&jme->txclean_task);
3245 tasklet_enable(&jme->rxclean_task);
3246 tasklet_enable(&jme->rxempty_task);
3247
3248 jme_powersave_phy(jme);
3249
3250 return 0;
3251}
3252
3253static int
3254jme_resume(struct device *dev)
3255{
3256 struct pci_dev *pdev = to_pci_dev(dev);
3257 struct net_device *netdev = pci_get_drvdata(pdev);
3258 struct jme_adapter *jme = netdev_priv(netdev);
3259
3260 if (!netif_running(netdev))
3261 return 0;
3262
3263 jme_clear_pm_disable_wol(jme);
3264 jme_phy_on(jme);
3265 if (test_bit(JME_FLAG_SSET, &jme->flags))
3266 jme_set_link_ksettings(netdev, &jme->old_cmd);
3267 else
3268 jme_reset_phy_processor(jme);
3269 jme_phy_calibration(jme);
3270 jme_phy_setEA(jme);
3271 netif_device_attach(netdev);
3272
3273 atomic_inc(&jme->link_changing);
3274
3275 jme_reset_link(jme);
3276
3277 jme_start_irq(jme);
3278
3279 return 0;
3280}
3281
3282static SIMPLE_DEV_PM_OPS(jme_pm_ops, jme_suspend, jme_resume);
3283#define JME_PM_OPS (&jme_pm_ops)
3284
3285#else
3286
3287#define JME_PM_OPS NULL
3288#endif
3289
3290static const struct pci_device_id jme_pci_tbl[] = {
3291 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
3292 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
3293 { }
3294};
3295
3296static struct pci_driver jme_driver = {
3297 .name = DRV_NAME,
3298 .id_table = jme_pci_tbl,
3299 .probe = jme_init_one,
3300 .remove = jme_remove_one,
3301 .shutdown = jme_shutdown,
3302 .driver.pm = JME_PM_OPS,
3303};
3304
3305static int __init
3306jme_init_module(void)
3307{
3308 pr_info("JMicron JMC2XX ethernet driver version %s\n", DRV_VERSION);
3309 return pci_register_driver(&jme_driver);
3310}
3311
3312static void __exit
3313jme_cleanup_module(void)
3314{
3315 pci_unregister_driver(&jme_driver);
3316}
3317
3318module_init(jme_init_module);
3319module_exit(jme_cleanup_module);
3320
3321MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3322MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3323MODULE_LICENSE("GPL");
3324MODULE_VERSION(DRV_VERSION);
3325MODULE_DEVICE_TABLE(pci, jme_pci_tbl);
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
4 *
5 * Copyright 2008 JMicron Technology Corporation
6 * https://www.jmicron.com/
7 * Copyright (c) 2009 - 2010 Guo-Fu Tseng <cooldavid@cooldavid.org>
8 *
9 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
10 */
11
12#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
13
14#include <linux/module.h>
15#include <linux/kernel.h>
16#include <linux/pci.h>
17#include <linux/netdevice.h>
18#include <linux/etherdevice.h>
19#include <linux/ethtool.h>
20#include <linux/mii.h>
21#include <linux/crc32.h>
22#include <linux/delay.h>
23#include <linux/spinlock.h>
24#include <linux/in.h>
25#include <linux/ip.h>
26#include <linux/ipv6.h>
27#include <linux/tcp.h>
28#include <linux/udp.h>
29#include <linux/if_vlan.h>
30#include <linux/slab.h>
31#include <net/ip6_checksum.h>
32#include "jme.h"
33
34static int force_pseudohp = -1;
35static int no_pseudohp = -1;
36static int no_extplug = -1;
37module_param(force_pseudohp, int, 0);
38MODULE_PARM_DESC(force_pseudohp,
39 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
40module_param(no_pseudohp, int, 0);
41MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
42module_param(no_extplug, int, 0);
43MODULE_PARM_DESC(no_extplug,
44 "Do not use external plug signal for pseudo hot-plug.");
45
46static int
47jme_mdio_read(struct net_device *netdev, int phy, int reg)
48{
49 struct jme_adapter *jme = netdev_priv(netdev);
50 int i, val, again = (reg == MII_BMSR) ? 1 : 0;
51
52read_again:
53 jwrite32(jme, JME_SMI, SMI_OP_REQ |
54 smi_phy_addr(phy) |
55 smi_reg_addr(reg));
56
57 wmb();
58 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
59 udelay(20);
60 val = jread32(jme, JME_SMI);
61 if ((val & SMI_OP_REQ) == 0)
62 break;
63 }
64
65 if (i == 0) {
66 pr_err("phy(%d) read timeout : %d\n", phy, reg);
67 return 0;
68 }
69
70 if (again--)
71 goto read_again;
72
73 return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
74}
75
76static void
77jme_mdio_write(struct net_device *netdev,
78 int phy, int reg, int val)
79{
80 struct jme_adapter *jme = netdev_priv(netdev);
81 int i;
82
83 jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
84 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
85 smi_phy_addr(phy) | smi_reg_addr(reg));
86
87 wmb();
88 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
89 udelay(20);
90 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
91 break;
92 }
93
94 if (i == 0)
95 pr_err("phy(%d) write timeout : %d\n", phy, reg);
96}
97
98static inline void
99jme_reset_phy_processor(struct jme_adapter *jme)
100{
101 u32 val;
102
103 jme_mdio_write(jme->dev,
104 jme->mii_if.phy_id,
105 MII_ADVERTISE, ADVERTISE_ALL |
106 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
107
108 if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
109 jme_mdio_write(jme->dev,
110 jme->mii_if.phy_id,
111 MII_CTRL1000,
112 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
113
114 val = jme_mdio_read(jme->dev,
115 jme->mii_if.phy_id,
116 MII_BMCR);
117
118 jme_mdio_write(jme->dev,
119 jme->mii_if.phy_id,
120 MII_BMCR, val | BMCR_RESET);
121}
122
123static void
124jme_setup_wakeup_frame(struct jme_adapter *jme,
125 const u32 *mask, u32 crc, int fnr)
126{
127 int i;
128
129 /*
130 * Setup CRC pattern
131 */
132 jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
133 wmb();
134 jwrite32(jme, JME_WFODP, crc);
135 wmb();
136
137 /*
138 * Setup Mask
139 */
140 for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
141 jwrite32(jme, JME_WFOI,
142 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
143 (fnr & WFOI_FRAME_SEL));
144 wmb();
145 jwrite32(jme, JME_WFODP, mask[i]);
146 wmb();
147 }
148}
149
150static inline void
151jme_mac_rxclk_off(struct jme_adapter *jme)
152{
153 jme->reg_gpreg1 |= GPREG1_RXCLKOFF;
154 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
155}
156
157static inline void
158jme_mac_rxclk_on(struct jme_adapter *jme)
159{
160 jme->reg_gpreg1 &= ~GPREG1_RXCLKOFF;
161 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
162}
163
164static inline void
165jme_mac_txclk_off(struct jme_adapter *jme)
166{
167 jme->reg_ghc &= ~(GHC_TO_CLK_SRC | GHC_TXMAC_CLK_SRC);
168 jwrite32f(jme, JME_GHC, jme->reg_ghc);
169}
170
171static inline void
172jme_mac_txclk_on(struct jme_adapter *jme)
173{
174 u32 speed = jme->reg_ghc & GHC_SPEED;
175 if (speed == GHC_SPEED_1000M)
176 jme->reg_ghc |= GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY;
177 else
178 jme->reg_ghc |= GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
179 jwrite32f(jme, JME_GHC, jme->reg_ghc);
180}
181
182static inline void
183jme_reset_ghc_speed(struct jme_adapter *jme)
184{
185 jme->reg_ghc &= ~(GHC_SPEED | GHC_DPX);
186 jwrite32f(jme, JME_GHC, jme->reg_ghc);
187}
188
189static inline void
190jme_reset_250A2_workaround(struct jme_adapter *jme)
191{
192 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
193 GPREG1_RSSPATCH);
194 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
195}
196
197static inline void
198jme_assert_ghc_reset(struct jme_adapter *jme)
199{
200 jme->reg_ghc |= GHC_SWRST;
201 jwrite32f(jme, JME_GHC, jme->reg_ghc);
202}
203
204static inline void
205jme_clear_ghc_reset(struct jme_adapter *jme)
206{
207 jme->reg_ghc &= ~GHC_SWRST;
208 jwrite32f(jme, JME_GHC, jme->reg_ghc);
209}
210
211static void
212jme_reset_mac_processor(struct jme_adapter *jme)
213{
214 static const u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
215 u32 crc = 0xCDCDCDCD;
216 u32 gpreg0;
217 int i;
218
219 jme_reset_ghc_speed(jme);
220 jme_reset_250A2_workaround(jme);
221
222 jme_mac_rxclk_on(jme);
223 jme_mac_txclk_on(jme);
224 udelay(1);
225 jme_assert_ghc_reset(jme);
226 udelay(1);
227 jme_mac_rxclk_off(jme);
228 jme_mac_txclk_off(jme);
229 udelay(1);
230 jme_clear_ghc_reset(jme);
231 udelay(1);
232 jme_mac_rxclk_on(jme);
233 jme_mac_txclk_on(jme);
234 udelay(1);
235 jme_mac_rxclk_off(jme);
236 jme_mac_txclk_off(jme);
237
238 jwrite32(jme, JME_RXDBA_LO, 0x00000000);
239 jwrite32(jme, JME_RXDBA_HI, 0x00000000);
240 jwrite32(jme, JME_RXQDC, 0x00000000);
241 jwrite32(jme, JME_RXNDA, 0x00000000);
242 jwrite32(jme, JME_TXDBA_LO, 0x00000000);
243 jwrite32(jme, JME_TXDBA_HI, 0x00000000);
244 jwrite32(jme, JME_TXQDC, 0x00000000);
245 jwrite32(jme, JME_TXNDA, 0x00000000);
246
247 jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
248 jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
249 for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
250 jme_setup_wakeup_frame(jme, mask, crc, i);
251 if (jme->fpgaver)
252 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
253 else
254 gpreg0 = GPREG0_DEFAULT;
255 jwrite32(jme, JME_GPREG0, gpreg0);
256}
257
258static inline void
259jme_clear_pm_enable_wol(struct jme_adapter *jme)
260{
261 jwrite32(jme, JME_PMCS, PMCS_STMASK | jme->reg_pmcs);
262}
263
264static inline void
265jme_clear_pm_disable_wol(struct jme_adapter *jme)
266{
267 jwrite32(jme, JME_PMCS, PMCS_STMASK);
268}
269
270static int
271jme_reload_eeprom(struct jme_adapter *jme)
272{
273 u32 val;
274 int i;
275
276 val = jread32(jme, JME_SMBCSR);
277
278 if (val & SMBCSR_EEPROMD) {
279 val |= SMBCSR_CNACK;
280 jwrite32(jme, JME_SMBCSR, val);
281 val |= SMBCSR_RELOAD;
282 jwrite32(jme, JME_SMBCSR, val);
283 mdelay(12);
284
285 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
286 mdelay(1);
287 if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
288 break;
289 }
290
291 if (i == 0) {
292 pr_err("eeprom reload timeout\n");
293 return -EIO;
294 }
295 }
296
297 return 0;
298}
299
300static void
301jme_load_macaddr(struct net_device *netdev)
302{
303 struct jme_adapter *jme = netdev_priv(netdev);
304 unsigned char macaddr[ETH_ALEN];
305 u32 val;
306
307 spin_lock_bh(&jme->macaddr_lock);
308 val = jread32(jme, JME_RXUMA_LO);
309 macaddr[0] = (val >> 0) & 0xFF;
310 macaddr[1] = (val >> 8) & 0xFF;
311 macaddr[2] = (val >> 16) & 0xFF;
312 macaddr[3] = (val >> 24) & 0xFF;
313 val = jread32(jme, JME_RXUMA_HI);
314 macaddr[4] = (val >> 0) & 0xFF;
315 macaddr[5] = (val >> 8) & 0xFF;
316 memcpy(netdev->dev_addr, macaddr, ETH_ALEN);
317 spin_unlock_bh(&jme->macaddr_lock);
318}
319
320static inline void
321jme_set_rx_pcc(struct jme_adapter *jme, int p)
322{
323 switch (p) {
324 case PCC_OFF:
325 jwrite32(jme, JME_PCCRX0,
326 ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
327 ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
328 break;
329 case PCC_P1:
330 jwrite32(jme, JME_PCCRX0,
331 ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
332 ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
333 break;
334 case PCC_P2:
335 jwrite32(jme, JME_PCCRX0,
336 ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
337 ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
338 break;
339 case PCC_P3:
340 jwrite32(jme, JME_PCCRX0,
341 ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
342 ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
343 break;
344 default:
345 break;
346 }
347 wmb();
348
349 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
350 netif_info(jme, rx_status, jme->dev, "Switched to PCC_P%d\n", p);
351}
352
353static void
354jme_start_irq(struct jme_adapter *jme)
355{
356 register struct dynpcc_info *dpi = &(jme->dpi);
357
358 jme_set_rx_pcc(jme, PCC_P1);
359 dpi->cur = PCC_P1;
360 dpi->attempt = PCC_P1;
361 dpi->cnt = 0;
362
363 jwrite32(jme, JME_PCCTX,
364 ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
365 ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
366 PCCTXQ0_EN
367 );
368
369 /*
370 * Enable Interrupts
371 */
372 jwrite32(jme, JME_IENS, INTR_ENABLE);
373}
374
375static inline void
376jme_stop_irq(struct jme_adapter *jme)
377{
378 /*
379 * Disable Interrupts
380 */
381 jwrite32f(jme, JME_IENC, INTR_ENABLE);
382}
383
384static u32
385jme_linkstat_from_phy(struct jme_adapter *jme)
386{
387 u32 phylink, bmsr;
388
389 phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
390 bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
391 if (bmsr & BMSR_ANCOMP)
392 phylink |= PHY_LINK_AUTONEG_COMPLETE;
393
394 return phylink;
395}
396
397static inline void
398jme_set_phyfifo_5level(struct jme_adapter *jme)
399{
400 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
401}
402
403static inline void
404jme_set_phyfifo_8level(struct jme_adapter *jme)
405{
406 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
407}
408
409static int
410jme_check_link(struct net_device *netdev, int testonly)
411{
412 struct jme_adapter *jme = netdev_priv(netdev);
413 u32 phylink, cnt = JME_SPDRSV_TIMEOUT, bmcr;
414 char linkmsg[64];
415 int rc = 0;
416
417 linkmsg[0] = '\0';
418
419 if (jme->fpgaver)
420 phylink = jme_linkstat_from_phy(jme);
421 else
422 phylink = jread32(jme, JME_PHY_LINK);
423
424 if (phylink & PHY_LINK_UP) {
425 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
426 /*
427 * If we did not enable AN
428 * Speed/Duplex Info should be obtained from SMI
429 */
430 phylink = PHY_LINK_UP;
431
432 bmcr = jme_mdio_read(jme->dev,
433 jme->mii_if.phy_id,
434 MII_BMCR);
435
436 phylink |= ((bmcr & BMCR_SPEED1000) &&
437 (bmcr & BMCR_SPEED100) == 0) ?
438 PHY_LINK_SPEED_1000M :
439 (bmcr & BMCR_SPEED100) ?
440 PHY_LINK_SPEED_100M :
441 PHY_LINK_SPEED_10M;
442
443 phylink |= (bmcr & BMCR_FULLDPLX) ?
444 PHY_LINK_DUPLEX : 0;
445
446 strcat(linkmsg, "Forced: ");
447 } else {
448 /*
449 * Keep polling for speed/duplex resolve complete
450 */
451 while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
452 --cnt) {
453
454 udelay(1);
455
456 if (jme->fpgaver)
457 phylink = jme_linkstat_from_phy(jme);
458 else
459 phylink = jread32(jme, JME_PHY_LINK);
460 }
461 if (!cnt)
462 pr_err("Waiting speed resolve timeout\n");
463
464 strcat(linkmsg, "ANed: ");
465 }
466
467 if (jme->phylink == phylink) {
468 rc = 1;
469 goto out;
470 }
471 if (testonly)
472 goto out;
473
474 jme->phylink = phylink;
475
476 /*
477 * The speed/duplex setting of jme->reg_ghc already cleared
478 * by jme_reset_mac_processor()
479 */
480 switch (phylink & PHY_LINK_SPEED_MASK) {
481 case PHY_LINK_SPEED_10M:
482 jme->reg_ghc |= GHC_SPEED_10M;
483 strcat(linkmsg, "10 Mbps, ");
484 break;
485 case PHY_LINK_SPEED_100M:
486 jme->reg_ghc |= GHC_SPEED_100M;
487 strcat(linkmsg, "100 Mbps, ");
488 break;
489 case PHY_LINK_SPEED_1000M:
490 jme->reg_ghc |= GHC_SPEED_1000M;
491 strcat(linkmsg, "1000 Mbps, ");
492 break;
493 default:
494 break;
495 }
496
497 if (phylink & PHY_LINK_DUPLEX) {
498 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
499 jwrite32(jme, JME_TXTRHD, TXTRHD_FULLDUPLEX);
500 jme->reg_ghc |= GHC_DPX;
501 } else {
502 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
503 TXMCS_BACKOFF |
504 TXMCS_CARRIERSENSE |
505 TXMCS_COLLISION);
506 jwrite32(jme, JME_TXTRHD, TXTRHD_HALFDUPLEX);
507 }
508
509 jwrite32(jme, JME_GHC, jme->reg_ghc);
510
511 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
512 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
513 GPREG1_RSSPATCH);
514 if (!(phylink & PHY_LINK_DUPLEX))
515 jme->reg_gpreg1 |= GPREG1_HALFMODEPATCH;
516 switch (phylink & PHY_LINK_SPEED_MASK) {
517 case PHY_LINK_SPEED_10M:
518 jme_set_phyfifo_8level(jme);
519 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
520 break;
521 case PHY_LINK_SPEED_100M:
522 jme_set_phyfifo_5level(jme);
523 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
524 break;
525 case PHY_LINK_SPEED_1000M:
526 jme_set_phyfifo_8level(jme);
527 break;
528 default:
529 break;
530 }
531 }
532 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
533
534 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
535 "Full-Duplex, " :
536 "Half-Duplex, ");
537 strcat(linkmsg, (phylink & PHY_LINK_MDI_STAT) ?
538 "MDI-X" :
539 "MDI");
540 netif_info(jme, link, jme->dev, "Link is up at %s\n", linkmsg);
541 netif_carrier_on(netdev);
542 } else {
543 if (testonly)
544 goto out;
545
546 netif_info(jme, link, jme->dev, "Link is down\n");
547 jme->phylink = 0;
548 netif_carrier_off(netdev);
549 }
550
551out:
552 return rc;
553}
554
555static int
556jme_setup_tx_resources(struct jme_adapter *jme)
557{
558 struct jme_ring *txring = &(jme->txring[0]);
559
560 txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
561 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
562 &(txring->dmaalloc),
563 GFP_ATOMIC);
564
565 if (!txring->alloc)
566 goto err_set_null;
567
568 /*
569 * 16 Bytes align
570 */
571 txring->desc = (void *)ALIGN((unsigned long)(txring->alloc),
572 RING_DESC_ALIGN);
573 txring->dma = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
574 txring->next_to_use = 0;
575 atomic_set(&txring->next_to_clean, 0);
576 atomic_set(&txring->nr_free, jme->tx_ring_size);
577
578 txring->bufinf = kcalloc(jme->tx_ring_size,
579 sizeof(struct jme_buffer_info),
580 GFP_ATOMIC);
581 if (unlikely(!(txring->bufinf)))
582 goto err_free_txring;
583
584 return 0;
585
586err_free_txring:
587 dma_free_coherent(&(jme->pdev->dev),
588 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
589 txring->alloc,
590 txring->dmaalloc);
591
592err_set_null:
593 txring->desc = NULL;
594 txring->dmaalloc = 0;
595 txring->dma = 0;
596 txring->bufinf = NULL;
597
598 return -ENOMEM;
599}
600
601static void
602jme_free_tx_resources(struct jme_adapter *jme)
603{
604 int i;
605 struct jme_ring *txring = &(jme->txring[0]);
606 struct jme_buffer_info *txbi;
607
608 if (txring->alloc) {
609 if (txring->bufinf) {
610 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
611 txbi = txring->bufinf + i;
612 if (txbi->skb) {
613 dev_kfree_skb(txbi->skb);
614 txbi->skb = NULL;
615 }
616 txbi->mapping = 0;
617 txbi->len = 0;
618 txbi->nr_desc = 0;
619 txbi->start_xmit = 0;
620 }
621 kfree(txring->bufinf);
622 }
623
624 dma_free_coherent(&(jme->pdev->dev),
625 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
626 txring->alloc,
627 txring->dmaalloc);
628
629 txring->alloc = NULL;
630 txring->desc = NULL;
631 txring->dmaalloc = 0;
632 txring->dma = 0;
633 txring->bufinf = NULL;
634 }
635 txring->next_to_use = 0;
636 atomic_set(&txring->next_to_clean, 0);
637 atomic_set(&txring->nr_free, 0);
638}
639
640static inline void
641jme_enable_tx_engine(struct jme_adapter *jme)
642{
643 /*
644 * Select Queue 0
645 */
646 jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
647 wmb();
648
649 /*
650 * Setup TX Queue 0 DMA Bass Address
651 */
652 jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
653 jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
654 jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
655
656 /*
657 * Setup TX Descptor Count
658 */
659 jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
660
661 /*
662 * Enable TX Engine
663 */
664 wmb();
665 jwrite32f(jme, JME_TXCS, jme->reg_txcs |
666 TXCS_SELECT_QUEUE0 |
667 TXCS_ENABLE);
668
669 /*
670 * Start clock for TX MAC Processor
671 */
672 jme_mac_txclk_on(jme);
673}
674
675static inline void
676jme_disable_tx_engine(struct jme_adapter *jme)
677{
678 int i;
679 u32 val;
680
681 /*
682 * Disable TX Engine
683 */
684 jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
685 wmb();
686
687 val = jread32(jme, JME_TXCS);
688 for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
689 mdelay(1);
690 val = jread32(jme, JME_TXCS);
691 rmb();
692 }
693
694 if (!i)
695 pr_err("Disable TX engine timeout\n");
696
697 /*
698 * Stop clock for TX MAC Processor
699 */
700 jme_mac_txclk_off(jme);
701}
702
703static void
704jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
705{
706 struct jme_ring *rxring = &(jme->rxring[0]);
707 register struct rxdesc *rxdesc = rxring->desc;
708 struct jme_buffer_info *rxbi = rxring->bufinf;
709 rxdesc += i;
710 rxbi += i;
711
712 rxdesc->dw[0] = 0;
713 rxdesc->dw[1] = 0;
714 rxdesc->desc1.bufaddrh = cpu_to_le32((__u64)rxbi->mapping >> 32);
715 rxdesc->desc1.bufaddrl = cpu_to_le32(
716 (__u64)rxbi->mapping & 0xFFFFFFFFUL);
717 rxdesc->desc1.datalen = cpu_to_le16(rxbi->len);
718 if (jme->dev->features & NETIF_F_HIGHDMA)
719 rxdesc->desc1.flags = RXFLAG_64BIT;
720 wmb();
721 rxdesc->desc1.flags |= RXFLAG_OWN | RXFLAG_INT;
722}
723
724static int
725jme_make_new_rx_buf(struct jme_adapter *jme, int i)
726{
727 struct jme_ring *rxring = &(jme->rxring[0]);
728 struct jme_buffer_info *rxbi = rxring->bufinf + i;
729 struct sk_buff *skb;
730 dma_addr_t mapping;
731
732 skb = netdev_alloc_skb(jme->dev,
733 jme->dev->mtu + RX_EXTRA_LEN);
734 if (unlikely(!skb))
735 return -ENOMEM;
736
737 mapping = pci_map_page(jme->pdev, virt_to_page(skb->data),
738 offset_in_page(skb->data), skb_tailroom(skb),
739 PCI_DMA_FROMDEVICE);
740 if (unlikely(pci_dma_mapping_error(jme->pdev, mapping))) {
741 dev_kfree_skb(skb);
742 return -ENOMEM;
743 }
744
745 if (likely(rxbi->mapping))
746 pci_unmap_page(jme->pdev, rxbi->mapping,
747 rxbi->len, PCI_DMA_FROMDEVICE);
748
749 rxbi->skb = skb;
750 rxbi->len = skb_tailroom(skb);
751 rxbi->mapping = mapping;
752 return 0;
753}
754
755static void
756jme_free_rx_buf(struct jme_adapter *jme, int i)
757{
758 struct jme_ring *rxring = &(jme->rxring[0]);
759 struct jme_buffer_info *rxbi = rxring->bufinf;
760 rxbi += i;
761
762 if (rxbi->skb) {
763 pci_unmap_page(jme->pdev,
764 rxbi->mapping,
765 rxbi->len,
766 PCI_DMA_FROMDEVICE);
767 dev_kfree_skb(rxbi->skb);
768 rxbi->skb = NULL;
769 rxbi->mapping = 0;
770 rxbi->len = 0;
771 }
772}
773
774static void
775jme_free_rx_resources(struct jme_adapter *jme)
776{
777 int i;
778 struct jme_ring *rxring = &(jme->rxring[0]);
779
780 if (rxring->alloc) {
781 if (rxring->bufinf) {
782 for (i = 0 ; i < jme->rx_ring_size ; ++i)
783 jme_free_rx_buf(jme, i);
784 kfree(rxring->bufinf);
785 }
786
787 dma_free_coherent(&(jme->pdev->dev),
788 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
789 rxring->alloc,
790 rxring->dmaalloc);
791 rxring->alloc = NULL;
792 rxring->desc = NULL;
793 rxring->dmaalloc = 0;
794 rxring->dma = 0;
795 rxring->bufinf = NULL;
796 }
797 rxring->next_to_use = 0;
798 atomic_set(&rxring->next_to_clean, 0);
799}
800
801static int
802jme_setup_rx_resources(struct jme_adapter *jme)
803{
804 int i;
805 struct jme_ring *rxring = &(jme->rxring[0]);
806
807 rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
808 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
809 &(rxring->dmaalloc),
810 GFP_ATOMIC);
811 if (!rxring->alloc)
812 goto err_set_null;
813
814 /*
815 * 16 Bytes align
816 */
817 rxring->desc = (void *)ALIGN((unsigned long)(rxring->alloc),
818 RING_DESC_ALIGN);
819 rxring->dma = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
820 rxring->next_to_use = 0;
821 atomic_set(&rxring->next_to_clean, 0);
822
823 rxring->bufinf = kcalloc(jme->rx_ring_size,
824 sizeof(struct jme_buffer_info),
825 GFP_ATOMIC);
826 if (unlikely(!(rxring->bufinf)))
827 goto err_free_rxring;
828
829 /*
830 * Initiallize Receive Descriptors
831 */
832 for (i = 0 ; i < jme->rx_ring_size ; ++i) {
833 if (unlikely(jme_make_new_rx_buf(jme, i))) {
834 jme_free_rx_resources(jme);
835 return -ENOMEM;
836 }
837
838 jme_set_clean_rxdesc(jme, i);
839 }
840
841 return 0;
842
843err_free_rxring:
844 dma_free_coherent(&(jme->pdev->dev),
845 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
846 rxring->alloc,
847 rxring->dmaalloc);
848err_set_null:
849 rxring->desc = NULL;
850 rxring->dmaalloc = 0;
851 rxring->dma = 0;
852 rxring->bufinf = NULL;
853
854 return -ENOMEM;
855}
856
857static inline void
858jme_enable_rx_engine(struct jme_adapter *jme)
859{
860 /*
861 * Select Queue 0
862 */
863 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
864 RXCS_QUEUESEL_Q0);
865 wmb();
866
867 /*
868 * Setup RX DMA Bass Address
869 */
870 jwrite32(jme, JME_RXDBA_LO, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
871 jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
872 jwrite32(jme, JME_RXNDA, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
873
874 /*
875 * Setup RX Descriptor Count
876 */
877 jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
878
879 /*
880 * Setup Unicast Filter
881 */
882 jme_set_unicastaddr(jme->dev);
883 jme_set_multi(jme->dev);
884
885 /*
886 * Enable RX Engine
887 */
888 wmb();
889 jwrite32f(jme, JME_RXCS, jme->reg_rxcs |
890 RXCS_QUEUESEL_Q0 |
891 RXCS_ENABLE |
892 RXCS_QST);
893
894 /*
895 * Start clock for RX MAC Processor
896 */
897 jme_mac_rxclk_on(jme);
898}
899
900static inline void
901jme_restart_rx_engine(struct jme_adapter *jme)
902{
903 /*
904 * Start RX Engine
905 */
906 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
907 RXCS_QUEUESEL_Q0 |
908 RXCS_ENABLE |
909 RXCS_QST);
910}
911
912static inline void
913jme_disable_rx_engine(struct jme_adapter *jme)
914{
915 int i;
916 u32 val;
917
918 /*
919 * Disable RX Engine
920 */
921 jwrite32(jme, JME_RXCS, jme->reg_rxcs);
922 wmb();
923
924 val = jread32(jme, JME_RXCS);
925 for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
926 mdelay(1);
927 val = jread32(jme, JME_RXCS);
928 rmb();
929 }
930
931 if (!i)
932 pr_err("Disable RX engine timeout\n");
933
934 /*
935 * Stop clock for RX MAC Processor
936 */
937 jme_mac_rxclk_off(jme);
938}
939
940static u16
941jme_udpsum(struct sk_buff *skb)
942{
943 u16 csum = 0xFFFFu;
944
945 if (skb->len < (ETH_HLEN + sizeof(struct iphdr)))
946 return csum;
947 if (skb->protocol != htons(ETH_P_IP))
948 return csum;
949 skb_set_network_header(skb, ETH_HLEN);
950 if ((ip_hdr(skb)->protocol != IPPROTO_UDP) ||
951 (skb->len < (ETH_HLEN +
952 (ip_hdr(skb)->ihl << 2) +
953 sizeof(struct udphdr)))) {
954 skb_reset_network_header(skb);
955 return csum;
956 }
957 skb_set_transport_header(skb,
958 ETH_HLEN + (ip_hdr(skb)->ihl << 2));
959 csum = udp_hdr(skb)->check;
960 skb_reset_transport_header(skb);
961 skb_reset_network_header(skb);
962
963 return csum;
964}
965
966static int
967jme_rxsum_ok(struct jme_adapter *jme, u16 flags, struct sk_buff *skb)
968{
969 if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
970 return false;
971
972 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_TCPON | RXWBFLAG_TCPCS))
973 == RXWBFLAG_TCPON)) {
974 if (flags & RXWBFLAG_IPV4)
975 netif_err(jme, rx_err, jme->dev, "TCP Checksum error\n");
976 return false;
977 }
978
979 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_UDPON | RXWBFLAG_UDPCS))
980 == RXWBFLAG_UDPON) && jme_udpsum(skb)) {
981 if (flags & RXWBFLAG_IPV4)
982 netif_err(jme, rx_err, jme->dev, "UDP Checksum error\n");
983 return false;
984 }
985
986 if (unlikely((flags & (RXWBFLAG_IPV4 | RXWBFLAG_IPCS))
987 == RXWBFLAG_IPV4)) {
988 netif_err(jme, rx_err, jme->dev, "IPv4 Checksum error\n");
989 return false;
990 }
991
992 return true;
993}
994
995static void
996jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
997{
998 struct jme_ring *rxring = &(jme->rxring[0]);
999 struct rxdesc *rxdesc = rxring->desc;
1000 struct jme_buffer_info *rxbi = rxring->bufinf;
1001 struct sk_buff *skb;
1002 int framesize;
1003
1004 rxdesc += idx;
1005 rxbi += idx;
1006
1007 skb = rxbi->skb;
1008 pci_dma_sync_single_for_cpu(jme->pdev,
1009 rxbi->mapping,
1010 rxbi->len,
1011 PCI_DMA_FROMDEVICE);
1012
1013 if (unlikely(jme_make_new_rx_buf(jme, idx))) {
1014 pci_dma_sync_single_for_device(jme->pdev,
1015 rxbi->mapping,
1016 rxbi->len,
1017 PCI_DMA_FROMDEVICE);
1018
1019 ++(NET_STAT(jme).rx_dropped);
1020 } else {
1021 framesize = le16_to_cpu(rxdesc->descwb.framesize)
1022 - RX_PREPAD_SIZE;
1023
1024 skb_reserve(skb, RX_PREPAD_SIZE);
1025 skb_put(skb, framesize);
1026 skb->protocol = eth_type_trans(skb, jme->dev);
1027
1028 if (jme_rxsum_ok(jme, le16_to_cpu(rxdesc->descwb.flags), skb))
1029 skb->ip_summed = CHECKSUM_UNNECESSARY;
1030 else
1031 skb_checksum_none_assert(skb);
1032
1033 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
1034 u16 vid = le16_to_cpu(rxdesc->descwb.vlan);
1035
1036 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vid);
1037 NET_STAT(jme).rx_bytes += 4;
1038 }
1039 jme->jme_rx(skb);
1040
1041 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_DEST)) ==
1042 cpu_to_le16(RXWBFLAG_DEST_MUL))
1043 ++(NET_STAT(jme).multicast);
1044
1045 NET_STAT(jme).rx_bytes += framesize;
1046 ++(NET_STAT(jme).rx_packets);
1047 }
1048
1049 jme_set_clean_rxdesc(jme, idx);
1050
1051}
1052
1053static int
1054jme_process_receive(struct jme_adapter *jme, int limit)
1055{
1056 struct jme_ring *rxring = &(jme->rxring[0]);
1057 struct rxdesc *rxdesc;
1058 int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
1059
1060 if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
1061 goto out_inc;
1062
1063 if (unlikely(atomic_read(&jme->link_changing) != 1))
1064 goto out_inc;
1065
1066 if (unlikely(!netif_carrier_ok(jme->dev)))
1067 goto out_inc;
1068
1069 i = atomic_read(&rxring->next_to_clean);
1070 while (limit > 0) {
1071 rxdesc = rxring->desc;
1072 rxdesc += i;
1073
1074 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_OWN)) ||
1075 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
1076 goto out;
1077 --limit;
1078
1079 rmb();
1080 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
1081
1082 if (unlikely(desccnt > 1 ||
1083 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
1084
1085 if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
1086 ++(NET_STAT(jme).rx_crc_errors);
1087 else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
1088 ++(NET_STAT(jme).rx_fifo_errors);
1089 else
1090 ++(NET_STAT(jme).rx_errors);
1091
1092 if (desccnt > 1)
1093 limit -= desccnt - 1;
1094
1095 for (j = i, ccnt = desccnt ; ccnt-- ; ) {
1096 jme_set_clean_rxdesc(jme, j);
1097 j = (j + 1) & (mask);
1098 }
1099
1100 } else {
1101 jme_alloc_and_feed_skb(jme, i);
1102 }
1103
1104 i = (i + desccnt) & (mask);
1105 }
1106
1107out:
1108 atomic_set(&rxring->next_to_clean, i);
1109
1110out_inc:
1111 atomic_inc(&jme->rx_cleaning);
1112
1113 return limit > 0 ? limit : 0;
1114
1115}
1116
1117static void
1118jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1119{
1120 if (likely(atmp == dpi->cur)) {
1121 dpi->cnt = 0;
1122 return;
1123 }
1124
1125 if (dpi->attempt == atmp) {
1126 ++(dpi->cnt);
1127 } else {
1128 dpi->attempt = atmp;
1129 dpi->cnt = 0;
1130 }
1131
1132}
1133
1134static void
1135jme_dynamic_pcc(struct jme_adapter *jme)
1136{
1137 register struct dynpcc_info *dpi = &(jme->dpi);
1138
1139 if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
1140 jme_attempt_pcc(dpi, PCC_P3);
1141 else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD ||
1142 dpi->intr_cnt > PCC_INTR_THRESHOLD)
1143 jme_attempt_pcc(dpi, PCC_P2);
1144 else
1145 jme_attempt_pcc(dpi, PCC_P1);
1146
1147 if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1148 if (dpi->attempt < dpi->cur)
1149 tasklet_schedule(&jme->rxclean_task);
1150 jme_set_rx_pcc(jme, dpi->attempt);
1151 dpi->cur = dpi->attempt;
1152 dpi->cnt = 0;
1153 }
1154}
1155
1156static void
1157jme_start_pcc_timer(struct jme_adapter *jme)
1158{
1159 struct dynpcc_info *dpi = &(jme->dpi);
1160 dpi->last_bytes = NET_STAT(jme).rx_bytes;
1161 dpi->last_pkts = NET_STAT(jme).rx_packets;
1162 dpi->intr_cnt = 0;
1163 jwrite32(jme, JME_TMCSR,
1164 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1165}
1166
1167static inline void
1168jme_stop_pcc_timer(struct jme_adapter *jme)
1169{
1170 jwrite32(jme, JME_TMCSR, 0);
1171}
1172
1173static void
1174jme_shutdown_nic(struct jme_adapter *jme)
1175{
1176 u32 phylink;
1177
1178 phylink = jme_linkstat_from_phy(jme);
1179
1180 if (!(phylink & PHY_LINK_UP)) {
1181 /*
1182 * Disable all interrupt before issue timer
1183 */
1184 jme_stop_irq(jme);
1185 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1186 }
1187}
1188
1189static void
1190jme_pcc_tasklet(unsigned long arg)
1191{
1192 struct jme_adapter *jme = (struct jme_adapter *)arg;
1193 struct net_device *netdev = jme->dev;
1194
1195 if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1196 jme_shutdown_nic(jme);
1197 return;
1198 }
1199
1200 if (unlikely(!netif_carrier_ok(netdev) ||
1201 (atomic_read(&jme->link_changing) != 1)
1202 )) {
1203 jme_stop_pcc_timer(jme);
1204 return;
1205 }
1206
1207 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
1208 jme_dynamic_pcc(jme);
1209
1210 jme_start_pcc_timer(jme);
1211}
1212
1213static inline void
1214jme_polling_mode(struct jme_adapter *jme)
1215{
1216 jme_set_rx_pcc(jme, PCC_OFF);
1217}
1218
1219static inline void
1220jme_interrupt_mode(struct jme_adapter *jme)
1221{
1222 jme_set_rx_pcc(jme, PCC_P1);
1223}
1224
1225static inline int
1226jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1227{
1228 u32 apmc;
1229 apmc = jread32(jme, JME_APMC);
1230 return apmc & JME_APMC_PSEUDO_HP_EN;
1231}
1232
1233static void
1234jme_start_shutdown_timer(struct jme_adapter *jme)
1235{
1236 u32 apmc;
1237
1238 apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1239 apmc &= ~JME_APMC_EPIEN_CTRL;
1240 if (!no_extplug) {
1241 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1242 wmb();
1243 }
1244 jwrite32f(jme, JME_APMC, apmc);
1245
1246 jwrite32f(jme, JME_TIMER2, 0);
1247 set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1248 jwrite32(jme, JME_TMCSR,
1249 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1250}
1251
1252static void
1253jme_stop_shutdown_timer(struct jme_adapter *jme)
1254{
1255 u32 apmc;
1256
1257 jwrite32f(jme, JME_TMCSR, 0);
1258 jwrite32f(jme, JME_TIMER2, 0);
1259 clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1260
1261 apmc = jread32(jme, JME_APMC);
1262 apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1263 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1264 wmb();
1265 jwrite32f(jme, JME_APMC, apmc);
1266}
1267
1268static void
1269jme_link_change_tasklet(unsigned long arg)
1270{
1271 struct jme_adapter *jme = (struct jme_adapter *)arg;
1272 struct net_device *netdev = jme->dev;
1273 int rc;
1274
1275 while (!atomic_dec_and_test(&jme->link_changing)) {
1276 atomic_inc(&jme->link_changing);
1277 netif_info(jme, intr, jme->dev, "Get link change lock failed\n");
1278 while (atomic_read(&jme->link_changing) != 1)
1279 netif_info(jme, intr, jme->dev, "Waiting link change lock\n");
1280 }
1281
1282 if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
1283 goto out;
1284
1285 jme->old_mtu = netdev->mtu;
1286 netif_stop_queue(netdev);
1287 if (jme_pseudo_hotplug_enabled(jme))
1288 jme_stop_shutdown_timer(jme);
1289
1290 jme_stop_pcc_timer(jme);
1291 tasklet_disable(&jme->txclean_task);
1292 tasklet_disable(&jme->rxclean_task);
1293 tasklet_disable(&jme->rxempty_task);
1294
1295 if (netif_carrier_ok(netdev)) {
1296 jme_disable_rx_engine(jme);
1297 jme_disable_tx_engine(jme);
1298 jme_reset_mac_processor(jme);
1299 jme_free_rx_resources(jme);
1300 jme_free_tx_resources(jme);
1301
1302 if (test_bit(JME_FLAG_POLL, &jme->flags))
1303 jme_polling_mode(jme);
1304
1305 netif_carrier_off(netdev);
1306 }
1307
1308 jme_check_link(netdev, 0);
1309 if (netif_carrier_ok(netdev)) {
1310 rc = jme_setup_rx_resources(jme);
1311 if (rc) {
1312 pr_err("Allocating resources for RX error, Device STOPPED!\n");
1313 goto out_enable_tasklet;
1314 }
1315
1316 rc = jme_setup_tx_resources(jme);
1317 if (rc) {
1318 pr_err("Allocating resources for TX error, Device STOPPED!\n");
1319 goto err_out_free_rx_resources;
1320 }
1321
1322 jme_enable_rx_engine(jme);
1323 jme_enable_tx_engine(jme);
1324
1325 netif_start_queue(netdev);
1326
1327 if (test_bit(JME_FLAG_POLL, &jme->flags))
1328 jme_interrupt_mode(jme);
1329
1330 jme_start_pcc_timer(jme);
1331 } else if (jme_pseudo_hotplug_enabled(jme)) {
1332 jme_start_shutdown_timer(jme);
1333 }
1334
1335 goto out_enable_tasklet;
1336
1337err_out_free_rx_resources:
1338 jme_free_rx_resources(jme);
1339out_enable_tasklet:
1340 tasklet_enable(&jme->txclean_task);
1341 tasklet_enable(&jme->rxclean_task);
1342 tasklet_enable(&jme->rxempty_task);
1343out:
1344 atomic_inc(&jme->link_changing);
1345}
1346
1347static void
1348jme_rx_clean_tasklet(unsigned long arg)
1349{
1350 struct jme_adapter *jme = (struct jme_adapter *)arg;
1351 struct dynpcc_info *dpi = &(jme->dpi);
1352
1353 jme_process_receive(jme, jme->rx_ring_size);
1354 ++(dpi->intr_cnt);
1355
1356}
1357
1358static int
1359jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
1360{
1361 struct jme_adapter *jme = jme_napi_priv(holder);
1362 int rest;
1363
1364 rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
1365
1366 while (atomic_read(&jme->rx_empty) > 0) {
1367 atomic_dec(&jme->rx_empty);
1368 ++(NET_STAT(jme).rx_dropped);
1369 jme_restart_rx_engine(jme);
1370 }
1371 atomic_inc(&jme->rx_empty);
1372
1373 if (rest) {
1374 JME_RX_COMPLETE(netdev, holder);
1375 jme_interrupt_mode(jme);
1376 }
1377
1378 JME_NAPI_WEIGHT_SET(budget, rest);
1379 return JME_NAPI_WEIGHT_VAL(budget) - rest;
1380}
1381
1382static void
1383jme_rx_empty_tasklet(unsigned long arg)
1384{
1385 struct jme_adapter *jme = (struct jme_adapter *)arg;
1386
1387 if (unlikely(atomic_read(&jme->link_changing) != 1))
1388 return;
1389
1390 if (unlikely(!netif_carrier_ok(jme->dev)))
1391 return;
1392
1393 netif_info(jme, rx_status, jme->dev, "RX Queue Full!\n");
1394
1395 jme_rx_clean_tasklet(arg);
1396
1397 while (atomic_read(&jme->rx_empty) > 0) {
1398 atomic_dec(&jme->rx_empty);
1399 ++(NET_STAT(jme).rx_dropped);
1400 jme_restart_rx_engine(jme);
1401 }
1402 atomic_inc(&jme->rx_empty);
1403}
1404
1405static void
1406jme_wake_queue_if_stopped(struct jme_adapter *jme)
1407{
1408 struct jme_ring *txring = &(jme->txring[0]);
1409
1410 smp_wmb();
1411 if (unlikely(netif_queue_stopped(jme->dev) &&
1412 atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
1413 netif_info(jme, tx_done, jme->dev, "TX Queue Waked\n");
1414 netif_wake_queue(jme->dev);
1415 }
1416
1417}
1418
1419static void
1420jme_tx_clean_tasklet(unsigned long arg)
1421{
1422 struct jme_adapter *jme = (struct jme_adapter *)arg;
1423 struct jme_ring *txring = &(jme->txring[0]);
1424 struct txdesc *txdesc = txring->desc;
1425 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
1426 int i, j, cnt = 0, max, err, mask;
1427
1428 tx_dbg(jme, "Into txclean\n");
1429
1430 if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
1431 goto out;
1432
1433 if (unlikely(atomic_read(&jme->link_changing) != 1))
1434 goto out;
1435
1436 if (unlikely(!netif_carrier_ok(jme->dev)))
1437 goto out;
1438
1439 max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1440 mask = jme->tx_ring_mask;
1441
1442 for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
1443
1444 ctxbi = txbi + i;
1445
1446 if (likely(ctxbi->skb &&
1447 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
1448
1449 tx_dbg(jme, "txclean: %d+%d@%lu\n",
1450 i, ctxbi->nr_desc, jiffies);
1451
1452 err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
1453
1454 for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
1455 ttxbi = txbi + ((i + j) & (mask));
1456 txdesc[(i + j) & (mask)].dw[0] = 0;
1457
1458 pci_unmap_page(jme->pdev,
1459 ttxbi->mapping,
1460 ttxbi->len,
1461 PCI_DMA_TODEVICE);
1462
1463 ttxbi->mapping = 0;
1464 ttxbi->len = 0;
1465 }
1466
1467 dev_kfree_skb(ctxbi->skb);
1468
1469 cnt += ctxbi->nr_desc;
1470
1471 if (unlikely(err)) {
1472 ++(NET_STAT(jme).tx_carrier_errors);
1473 } else {
1474 ++(NET_STAT(jme).tx_packets);
1475 NET_STAT(jme).tx_bytes += ctxbi->len;
1476 }
1477
1478 ctxbi->skb = NULL;
1479 ctxbi->len = 0;
1480 ctxbi->start_xmit = 0;
1481
1482 } else {
1483 break;
1484 }
1485
1486 i = (i + ctxbi->nr_desc) & mask;
1487
1488 ctxbi->nr_desc = 0;
1489 }
1490
1491 tx_dbg(jme, "txclean: done %d@%lu\n", i, jiffies);
1492 atomic_set(&txring->next_to_clean, i);
1493 atomic_add(cnt, &txring->nr_free);
1494
1495 jme_wake_queue_if_stopped(jme);
1496
1497out:
1498 atomic_inc(&jme->tx_cleaning);
1499}
1500
1501static void
1502jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
1503{
1504 /*
1505 * Disable interrupt
1506 */
1507 jwrite32f(jme, JME_IENC, INTR_ENABLE);
1508
1509 if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
1510 /*
1511 * Link change event is critical
1512 * all other events are ignored
1513 */
1514 jwrite32(jme, JME_IEVE, intrstat);
1515 tasklet_schedule(&jme->linkch_task);
1516 goto out_reenable;
1517 }
1518
1519 if (intrstat & INTR_TMINTR) {
1520 jwrite32(jme, JME_IEVE, INTR_TMINTR);
1521 tasklet_schedule(&jme->pcc_task);
1522 }
1523
1524 if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
1525 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
1526 tasklet_schedule(&jme->txclean_task);
1527 }
1528
1529 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1530 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1531 INTR_PCCRX0 |
1532 INTR_RX0EMP)) |
1533 INTR_RX0);
1534 }
1535
1536 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1537 if (intrstat & INTR_RX0EMP)
1538 atomic_inc(&jme->rx_empty);
1539
1540 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1541 if (likely(JME_RX_SCHEDULE_PREP(jme))) {
1542 jme_polling_mode(jme);
1543 JME_RX_SCHEDULE(jme);
1544 }
1545 }
1546 } else {
1547 if (intrstat & INTR_RX0EMP) {
1548 atomic_inc(&jme->rx_empty);
1549 tasklet_hi_schedule(&jme->rxempty_task);
1550 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1551 tasklet_hi_schedule(&jme->rxclean_task);
1552 }
1553 }
1554
1555out_reenable:
1556 /*
1557 * Re-enable interrupt
1558 */
1559 jwrite32f(jme, JME_IENS, INTR_ENABLE);
1560}
1561
1562static irqreturn_t
1563jme_intr(int irq, void *dev_id)
1564{
1565 struct net_device *netdev = dev_id;
1566 struct jme_adapter *jme = netdev_priv(netdev);
1567 u32 intrstat;
1568
1569 intrstat = jread32(jme, JME_IEVE);
1570
1571 /*
1572 * Check if it's really an interrupt for us
1573 */
1574 if (unlikely((intrstat & INTR_ENABLE) == 0))
1575 return IRQ_NONE;
1576
1577 /*
1578 * Check if the device still exist
1579 */
1580 if (unlikely(intrstat == ~((typeof(intrstat))0)))
1581 return IRQ_NONE;
1582
1583 jme_intr_msi(jme, intrstat);
1584
1585 return IRQ_HANDLED;
1586}
1587
1588static irqreturn_t
1589jme_msi(int irq, void *dev_id)
1590{
1591 struct net_device *netdev = dev_id;
1592 struct jme_adapter *jme = netdev_priv(netdev);
1593 u32 intrstat;
1594
1595 intrstat = jread32(jme, JME_IEVE);
1596
1597 jme_intr_msi(jme, intrstat);
1598
1599 return IRQ_HANDLED;
1600}
1601
1602static void
1603jme_reset_link(struct jme_adapter *jme)
1604{
1605 jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1606}
1607
1608static void
1609jme_restart_an(struct jme_adapter *jme)
1610{
1611 u32 bmcr;
1612
1613 spin_lock_bh(&jme->phy_lock);
1614 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1615 bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1616 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1617 spin_unlock_bh(&jme->phy_lock);
1618}
1619
1620static int
1621jme_request_irq(struct jme_adapter *jme)
1622{
1623 int rc;
1624 struct net_device *netdev = jme->dev;
1625 irq_handler_t handler = jme_intr;
1626 int irq_flags = IRQF_SHARED;
1627
1628 if (!pci_enable_msi(jme->pdev)) {
1629 set_bit(JME_FLAG_MSI, &jme->flags);
1630 handler = jme_msi;
1631 irq_flags = 0;
1632 }
1633
1634 rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1635 netdev);
1636 if (rc) {
1637 netdev_err(netdev,
1638 "Unable to request %s interrupt (return: %d)\n",
1639 test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1640 rc);
1641
1642 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1643 pci_disable_msi(jme->pdev);
1644 clear_bit(JME_FLAG_MSI, &jme->flags);
1645 }
1646 } else {
1647 netdev->irq = jme->pdev->irq;
1648 }
1649
1650 return rc;
1651}
1652
1653static void
1654jme_free_irq(struct jme_adapter *jme)
1655{
1656 free_irq(jme->pdev->irq, jme->dev);
1657 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1658 pci_disable_msi(jme->pdev);
1659 clear_bit(JME_FLAG_MSI, &jme->flags);
1660 jme->dev->irq = jme->pdev->irq;
1661 }
1662}
1663
1664static inline void
1665jme_new_phy_on(struct jme_adapter *jme)
1666{
1667 u32 reg;
1668
1669 reg = jread32(jme, JME_PHY_PWR);
1670 reg &= ~(PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1671 PHY_PWR_DWN2 | PHY_PWR_CLKSEL);
1672 jwrite32(jme, JME_PHY_PWR, reg);
1673
1674 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, ®);
1675 reg &= ~PE1_GPREG0_PBG;
1676 reg |= PE1_GPREG0_ENBG;
1677 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1678}
1679
1680static inline void
1681jme_new_phy_off(struct jme_adapter *jme)
1682{
1683 u32 reg;
1684
1685 reg = jread32(jme, JME_PHY_PWR);
1686 reg |= PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1687 PHY_PWR_DWN2 | PHY_PWR_CLKSEL;
1688 jwrite32(jme, JME_PHY_PWR, reg);
1689
1690 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, ®);
1691 reg &= ~PE1_GPREG0_PBG;
1692 reg |= PE1_GPREG0_PDD3COLD;
1693 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1694}
1695
1696static inline void
1697jme_phy_on(struct jme_adapter *jme)
1698{
1699 u32 bmcr;
1700
1701 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1702 bmcr &= ~BMCR_PDOWN;
1703 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1704
1705 if (new_phy_power_ctrl(jme->chip_main_rev))
1706 jme_new_phy_on(jme);
1707}
1708
1709static inline void
1710jme_phy_off(struct jme_adapter *jme)
1711{
1712 u32 bmcr;
1713
1714 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1715 bmcr |= BMCR_PDOWN;
1716 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1717
1718 if (new_phy_power_ctrl(jme->chip_main_rev))
1719 jme_new_phy_off(jme);
1720}
1721
1722static int
1723jme_phy_specreg_read(struct jme_adapter *jme, u32 specreg)
1724{
1725 u32 phy_addr;
1726
1727 phy_addr = JM_PHY_SPEC_REG_READ | specreg;
1728 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_ADDR_REG,
1729 phy_addr);
1730 return jme_mdio_read(jme->dev, jme->mii_if.phy_id,
1731 JM_PHY_SPEC_DATA_REG);
1732}
1733
1734static void
1735jme_phy_specreg_write(struct jme_adapter *jme, u32 ext_reg, u32 phy_data)
1736{
1737 u32 phy_addr;
1738
1739 phy_addr = JM_PHY_SPEC_REG_WRITE | ext_reg;
1740 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_DATA_REG,
1741 phy_data);
1742 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_ADDR_REG,
1743 phy_addr);
1744}
1745
1746static int
1747jme_phy_calibration(struct jme_adapter *jme)
1748{
1749 u32 ctrl1000, phy_data;
1750
1751 jme_phy_off(jme);
1752 jme_phy_on(jme);
1753 /* Enabel PHY test mode 1 */
1754 ctrl1000 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_CTRL1000);
1755 ctrl1000 &= ~PHY_GAD_TEST_MODE_MSK;
1756 ctrl1000 |= PHY_GAD_TEST_MODE_1;
1757 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_CTRL1000, ctrl1000);
1758
1759 phy_data = jme_phy_specreg_read(jme, JM_PHY_EXT_COMM_2_REG);
1760 phy_data &= ~JM_PHY_EXT_COMM_2_CALI_MODE_0;
1761 phy_data |= JM_PHY_EXT_COMM_2_CALI_LATCH |
1762 JM_PHY_EXT_COMM_2_CALI_ENABLE;
1763 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_2_REG, phy_data);
1764 msleep(20);
1765 phy_data = jme_phy_specreg_read(jme, JM_PHY_EXT_COMM_2_REG);
1766 phy_data &= ~(JM_PHY_EXT_COMM_2_CALI_ENABLE |
1767 JM_PHY_EXT_COMM_2_CALI_MODE_0 |
1768 JM_PHY_EXT_COMM_2_CALI_LATCH);
1769 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_2_REG, phy_data);
1770
1771 /* Disable PHY test mode */
1772 ctrl1000 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_CTRL1000);
1773 ctrl1000 &= ~PHY_GAD_TEST_MODE_MSK;
1774 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_CTRL1000, ctrl1000);
1775 return 0;
1776}
1777
1778static int
1779jme_phy_setEA(struct jme_adapter *jme)
1780{
1781 u32 phy_comm0 = 0, phy_comm1 = 0;
1782 u8 nic_ctrl;
1783
1784 pci_read_config_byte(jme->pdev, PCI_PRIV_SHARE_NICCTRL, &nic_ctrl);
1785 if ((nic_ctrl & 0x3) == JME_FLAG_PHYEA_ENABLE)
1786 return 0;
1787
1788 switch (jme->pdev->device) {
1789 case PCI_DEVICE_ID_JMICRON_JMC250:
1790 if (((jme->chip_main_rev == 5) &&
1791 ((jme->chip_sub_rev == 0) || (jme->chip_sub_rev == 1) ||
1792 (jme->chip_sub_rev == 3))) ||
1793 (jme->chip_main_rev >= 6)) {
1794 phy_comm0 = 0x008A;
1795 phy_comm1 = 0x4109;
1796 }
1797 if ((jme->chip_main_rev == 3) &&
1798 ((jme->chip_sub_rev == 1) || (jme->chip_sub_rev == 2)))
1799 phy_comm0 = 0xE088;
1800 break;
1801 case PCI_DEVICE_ID_JMICRON_JMC260:
1802 if (((jme->chip_main_rev == 5) &&
1803 ((jme->chip_sub_rev == 0) || (jme->chip_sub_rev == 1) ||
1804 (jme->chip_sub_rev == 3))) ||
1805 (jme->chip_main_rev >= 6)) {
1806 phy_comm0 = 0x008A;
1807 phy_comm1 = 0x4109;
1808 }
1809 if ((jme->chip_main_rev == 3) &&
1810 ((jme->chip_sub_rev == 1) || (jme->chip_sub_rev == 2)))
1811 phy_comm0 = 0xE088;
1812 if ((jme->chip_main_rev == 2) && (jme->chip_sub_rev == 0))
1813 phy_comm0 = 0x608A;
1814 if ((jme->chip_main_rev == 2) && (jme->chip_sub_rev == 2))
1815 phy_comm0 = 0x408A;
1816 break;
1817 default:
1818 return -ENODEV;
1819 }
1820 if (phy_comm0)
1821 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_0_REG, phy_comm0);
1822 if (phy_comm1)
1823 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_1_REG, phy_comm1);
1824
1825 return 0;
1826}
1827
1828static int
1829jme_open(struct net_device *netdev)
1830{
1831 struct jme_adapter *jme = netdev_priv(netdev);
1832 int rc;
1833
1834 jme_clear_pm_disable_wol(jme);
1835 JME_NAPI_ENABLE(jme);
1836
1837 tasklet_init(&jme->linkch_task, jme_link_change_tasklet,
1838 (unsigned long) jme);
1839 tasklet_init(&jme->txclean_task, jme_tx_clean_tasklet,
1840 (unsigned long) jme);
1841 tasklet_init(&jme->rxclean_task, jme_rx_clean_tasklet,
1842 (unsigned long) jme);
1843 tasklet_init(&jme->rxempty_task, jme_rx_empty_tasklet,
1844 (unsigned long) jme);
1845
1846 rc = jme_request_irq(jme);
1847 if (rc)
1848 goto err_out;
1849
1850 jme_start_irq(jme);
1851
1852 jme_phy_on(jme);
1853 if (test_bit(JME_FLAG_SSET, &jme->flags))
1854 jme_set_link_ksettings(netdev, &jme->old_cmd);
1855 else
1856 jme_reset_phy_processor(jme);
1857 jme_phy_calibration(jme);
1858 jme_phy_setEA(jme);
1859 jme_reset_link(jme);
1860
1861 return 0;
1862
1863err_out:
1864 netif_stop_queue(netdev);
1865 netif_carrier_off(netdev);
1866 return rc;
1867}
1868
1869static void
1870jme_set_100m_half(struct jme_adapter *jme)
1871{
1872 u32 bmcr, tmp;
1873
1874 jme_phy_on(jme);
1875 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1876 tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1877 BMCR_SPEED1000 | BMCR_FULLDPLX);
1878 tmp |= BMCR_SPEED100;
1879
1880 if (bmcr != tmp)
1881 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1882
1883 if (jme->fpgaver)
1884 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1885 else
1886 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
1887}
1888
1889#define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1890static void
1891jme_wait_link(struct jme_adapter *jme)
1892{
1893 u32 phylink, to = JME_WAIT_LINK_TIME;
1894
1895 msleep(1000);
1896 phylink = jme_linkstat_from_phy(jme);
1897 while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
1898 usleep_range(10000, 11000);
1899 phylink = jme_linkstat_from_phy(jme);
1900 }
1901}
1902
1903static void
1904jme_powersave_phy(struct jme_adapter *jme)
1905{
1906 if (jme->reg_pmcs && device_may_wakeup(&jme->pdev->dev)) {
1907 jme_set_100m_half(jme);
1908 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
1909 jme_wait_link(jme);
1910 jme_clear_pm_enable_wol(jme);
1911 } else {
1912 jme_phy_off(jme);
1913 }
1914}
1915
1916static int
1917jme_close(struct net_device *netdev)
1918{
1919 struct jme_adapter *jme = netdev_priv(netdev);
1920
1921 netif_stop_queue(netdev);
1922 netif_carrier_off(netdev);
1923
1924 jme_stop_irq(jme);
1925 jme_free_irq(jme);
1926
1927 JME_NAPI_DISABLE(jme);
1928
1929 tasklet_kill(&jme->linkch_task);
1930 tasklet_kill(&jme->txclean_task);
1931 tasklet_kill(&jme->rxclean_task);
1932 tasklet_kill(&jme->rxempty_task);
1933
1934 jme_disable_rx_engine(jme);
1935 jme_disable_tx_engine(jme);
1936 jme_reset_mac_processor(jme);
1937 jme_free_rx_resources(jme);
1938 jme_free_tx_resources(jme);
1939 jme->phylink = 0;
1940 jme_phy_off(jme);
1941
1942 return 0;
1943}
1944
1945static int
1946jme_alloc_txdesc(struct jme_adapter *jme,
1947 struct sk_buff *skb)
1948{
1949 struct jme_ring *txring = &(jme->txring[0]);
1950 int idx, nr_alloc, mask = jme->tx_ring_mask;
1951
1952 idx = txring->next_to_use;
1953 nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1954
1955 if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
1956 return -1;
1957
1958 atomic_sub(nr_alloc, &txring->nr_free);
1959
1960 txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1961
1962 return idx;
1963}
1964
1965static int
1966jme_fill_tx_map(struct pci_dev *pdev,
1967 struct txdesc *txdesc,
1968 struct jme_buffer_info *txbi,
1969 struct page *page,
1970 u32 page_offset,
1971 u32 len,
1972 bool hidma)
1973{
1974 dma_addr_t dmaaddr;
1975
1976 dmaaddr = pci_map_page(pdev,
1977 page,
1978 page_offset,
1979 len,
1980 PCI_DMA_TODEVICE);
1981
1982 if (unlikely(pci_dma_mapping_error(pdev, dmaaddr)))
1983 return -EINVAL;
1984
1985 pci_dma_sync_single_for_device(pdev,
1986 dmaaddr,
1987 len,
1988 PCI_DMA_TODEVICE);
1989
1990 txdesc->dw[0] = 0;
1991 txdesc->dw[1] = 0;
1992 txdesc->desc2.flags = TXFLAG_OWN;
1993 txdesc->desc2.flags |= (hidma) ? TXFLAG_64BIT : 0;
1994 txdesc->desc2.datalen = cpu_to_le16(len);
1995 txdesc->desc2.bufaddrh = cpu_to_le32((__u64)dmaaddr >> 32);
1996 txdesc->desc2.bufaddrl = cpu_to_le32(
1997 (__u64)dmaaddr & 0xFFFFFFFFUL);
1998
1999 txbi->mapping = dmaaddr;
2000 txbi->len = len;
2001 return 0;
2002}
2003
2004static void jme_drop_tx_map(struct jme_adapter *jme, int startidx, int count)
2005{
2006 struct jme_ring *txring = &(jme->txring[0]);
2007 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
2008 int mask = jme->tx_ring_mask;
2009 int j;
2010
2011 for (j = 0 ; j < count ; j++) {
2012 ctxbi = txbi + ((startidx + j + 2) & (mask));
2013 pci_unmap_page(jme->pdev,
2014 ctxbi->mapping,
2015 ctxbi->len,
2016 PCI_DMA_TODEVICE);
2017
2018 ctxbi->mapping = 0;
2019 ctxbi->len = 0;
2020 }
2021}
2022
2023static int
2024jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2025{
2026 struct jme_ring *txring = &(jme->txring[0]);
2027 struct txdesc *txdesc = txring->desc, *ctxdesc;
2028 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
2029 bool hidma = jme->dev->features & NETIF_F_HIGHDMA;
2030 int i, nr_frags = skb_shinfo(skb)->nr_frags;
2031 int mask = jme->tx_ring_mask;
2032 u32 len;
2033 int ret = 0;
2034
2035 for (i = 0 ; i < nr_frags ; ++i) {
2036 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2037
2038 ctxdesc = txdesc + ((idx + i + 2) & (mask));
2039 ctxbi = txbi + ((idx + i + 2) & (mask));
2040
2041 ret = jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi,
2042 skb_frag_page(frag), skb_frag_off(frag),
2043 skb_frag_size(frag), hidma);
2044 if (ret) {
2045 jme_drop_tx_map(jme, idx, i);
2046 goto out;
2047 }
2048 }
2049
2050 len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
2051 ctxdesc = txdesc + ((idx + 1) & (mask));
2052 ctxbi = txbi + ((idx + 1) & (mask));
2053 ret = jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
2054 offset_in_page(skb->data), len, hidma);
2055 if (ret)
2056 jme_drop_tx_map(jme, idx, i);
2057
2058out:
2059 return ret;
2060
2061}
2062
2063
2064static int
2065jme_tx_tso(struct sk_buff *skb, __le16 *mss, u8 *flags)
2066{
2067 *mss = cpu_to_le16(skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT);
2068 if (*mss) {
2069 *flags |= TXFLAG_LSEN;
2070
2071 if (skb->protocol == htons(ETH_P_IP)) {
2072 struct iphdr *iph = ip_hdr(skb);
2073
2074 iph->check = 0;
2075 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
2076 iph->daddr, 0,
2077 IPPROTO_TCP,
2078 0);
2079 } else {
2080 tcp_v6_gso_csum_prep(skb);
2081 }
2082
2083 return 0;
2084 }
2085
2086 return 1;
2087}
2088
2089static void
2090jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
2091{
2092 if (skb->ip_summed == CHECKSUM_PARTIAL) {
2093 u8 ip_proto;
2094
2095 switch (skb->protocol) {
2096 case htons(ETH_P_IP):
2097 ip_proto = ip_hdr(skb)->protocol;
2098 break;
2099 case htons(ETH_P_IPV6):
2100 ip_proto = ipv6_hdr(skb)->nexthdr;
2101 break;
2102 default:
2103 ip_proto = 0;
2104 break;
2105 }
2106
2107 switch (ip_proto) {
2108 case IPPROTO_TCP:
2109 *flags |= TXFLAG_TCPCS;
2110 break;
2111 case IPPROTO_UDP:
2112 *flags |= TXFLAG_UDPCS;
2113 break;
2114 default:
2115 netif_err(jme, tx_err, jme->dev, "Error upper layer protocol\n");
2116 break;
2117 }
2118 }
2119}
2120
2121static inline void
2122jme_tx_vlan(struct sk_buff *skb, __le16 *vlan, u8 *flags)
2123{
2124 if (skb_vlan_tag_present(skb)) {
2125 *flags |= TXFLAG_TAGON;
2126 *vlan = cpu_to_le16(skb_vlan_tag_get(skb));
2127 }
2128}
2129
2130static int
2131jme_fill_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2132{
2133 struct jme_ring *txring = &(jme->txring[0]);
2134 struct txdesc *txdesc;
2135 struct jme_buffer_info *txbi;
2136 u8 flags;
2137 int ret = 0;
2138
2139 txdesc = (struct txdesc *)txring->desc + idx;
2140 txbi = txring->bufinf + idx;
2141
2142 txdesc->dw[0] = 0;
2143 txdesc->dw[1] = 0;
2144 txdesc->dw[2] = 0;
2145 txdesc->dw[3] = 0;
2146 txdesc->desc1.pktsize = cpu_to_le16(skb->len);
2147 /*
2148 * Set OWN bit at final.
2149 * When kernel transmit faster than NIC.
2150 * And NIC trying to send this descriptor before we tell
2151 * it to start sending this TX queue.
2152 * Other fields are already filled correctly.
2153 */
2154 wmb();
2155 flags = TXFLAG_OWN | TXFLAG_INT;
2156 /*
2157 * Set checksum flags while not tso
2158 */
2159 if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
2160 jme_tx_csum(jme, skb, &flags);
2161 jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
2162 ret = jme_map_tx_skb(jme, skb, idx);
2163 if (ret)
2164 return ret;
2165
2166 txdesc->desc1.flags = flags;
2167 /*
2168 * Set tx buffer info after telling NIC to send
2169 * For better tx_clean timing
2170 */
2171 wmb();
2172 txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
2173 txbi->skb = skb;
2174 txbi->len = skb->len;
2175 txbi->start_xmit = jiffies;
2176 if (!txbi->start_xmit)
2177 txbi->start_xmit = (0UL-1);
2178
2179 return 0;
2180}
2181
2182static void
2183jme_stop_queue_if_full(struct jme_adapter *jme)
2184{
2185 struct jme_ring *txring = &(jme->txring[0]);
2186 struct jme_buffer_info *txbi = txring->bufinf;
2187 int idx = atomic_read(&txring->next_to_clean);
2188
2189 txbi += idx;
2190
2191 smp_wmb();
2192 if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
2193 netif_stop_queue(jme->dev);
2194 netif_info(jme, tx_queued, jme->dev, "TX Queue Paused\n");
2195 smp_wmb();
2196 if (atomic_read(&txring->nr_free)
2197 >= (jme->tx_wake_threshold)) {
2198 netif_wake_queue(jme->dev);
2199 netif_info(jme, tx_queued, jme->dev, "TX Queue Fast Waked\n");
2200 }
2201 }
2202
2203 if (unlikely(txbi->start_xmit &&
2204 (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
2205 txbi->skb)) {
2206 netif_stop_queue(jme->dev);
2207 netif_info(jme, tx_queued, jme->dev,
2208 "TX Queue Stopped %d@%lu\n", idx, jiffies);
2209 }
2210}
2211
2212/*
2213 * This function is already protected by netif_tx_lock()
2214 */
2215
2216static netdev_tx_t
2217jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
2218{
2219 struct jme_adapter *jme = netdev_priv(netdev);
2220 int idx;
2221
2222 if (unlikely(skb_is_gso(skb) && skb_cow_head(skb, 0))) {
2223 dev_kfree_skb_any(skb);
2224 ++(NET_STAT(jme).tx_dropped);
2225 return NETDEV_TX_OK;
2226 }
2227
2228 idx = jme_alloc_txdesc(jme, skb);
2229
2230 if (unlikely(idx < 0)) {
2231 netif_stop_queue(netdev);
2232 netif_err(jme, tx_err, jme->dev,
2233 "BUG! Tx ring full when queue awake!\n");
2234
2235 return NETDEV_TX_BUSY;
2236 }
2237
2238 if (jme_fill_tx_desc(jme, skb, idx))
2239 return NETDEV_TX_OK;
2240
2241 jwrite32(jme, JME_TXCS, jme->reg_txcs |
2242 TXCS_SELECT_QUEUE0 |
2243 TXCS_QUEUE0S |
2244 TXCS_ENABLE);
2245
2246 tx_dbg(jme, "xmit: %d+%d@%lu\n",
2247 idx, skb_shinfo(skb)->nr_frags + 2, jiffies);
2248 jme_stop_queue_if_full(jme);
2249
2250 return NETDEV_TX_OK;
2251}
2252
2253static void
2254jme_set_unicastaddr(struct net_device *netdev)
2255{
2256 struct jme_adapter *jme = netdev_priv(netdev);
2257 u32 val;
2258
2259 val = (netdev->dev_addr[3] & 0xff) << 24 |
2260 (netdev->dev_addr[2] & 0xff) << 16 |
2261 (netdev->dev_addr[1] & 0xff) << 8 |
2262 (netdev->dev_addr[0] & 0xff);
2263 jwrite32(jme, JME_RXUMA_LO, val);
2264 val = (netdev->dev_addr[5] & 0xff) << 8 |
2265 (netdev->dev_addr[4] & 0xff);
2266 jwrite32(jme, JME_RXUMA_HI, val);
2267}
2268
2269static int
2270jme_set_macaddr(struct net_device *netdev, void *p)
2271{
2272 struct jme_adapter *jme = netdev_priv(netdev);
2273 struct sockaddr *addr = p;
2274
2275 if (netif_running(netdev))
2276 return -EBUSY;
2277
2278 spin_lock_bh(&jme->macaddr_lock);
2279 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2280 jme_set_unicastaddr(netdev);
2281 spin_unlock_bh(&jme->macaddr_lock);
2282
2283 return 0;
2284}
2285
2286static void
2287jme_set_multi(struct net_device *netdev)
2288{
2289 struct jme_adapter *jme = netdev_priv(netdev);
2290 u32 mc_hash[2] = {};
2291
2292 spin_lock_bh(&jme->rxmcs_lock);
2293
2294 jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
2295
2296 if (netdev->flags & IFF_PROMISC) {
2297 jme->reg_rxmcs |= RXMCS_ALLFRAME;
2298 } else if (netdev->flags & IFF_ALLMULTI) {
2299 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
2300 } else if (netdev->flags & IFF_MULTICAST) {
2301 struct netdev_hw_addr *ha;
2302 int bit_nr;
2303
2304 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
2305 netdev_for_each_mc_addr(ha, netdev) {
2306 bit_nr = ether_crc(ETH_ALEN, ha->addr) & 0x3F;
2307 mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2308 }
2309
2310 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2311 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
2312 }
2313
2314 wmb();
2315 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2316
2317 spin_unlock_bh(&jme->rxmcs_lock);
2318}
2319
2320static int
2321jme_change_mtu(struct net_device *netdev, int new_mtu)
2322{
2323 struct jme_adapter *jme = netdev_priv(netdev);
2324
2325 netdev->mtu = new_mtu;
2326 netdev_update_features(netdev);
2327
2328 jme_restart_rx_engine(jme);
2329 jme_reset_link(jme);
2330
2331 return 0;
2332}
2333
2334static void
2335jme_tx_timeout(struct net_device *netdev, unsigned int txqueue)
2336{
2337 struct jme_adapter *jme = netdev_priv(netdev);
2338
2339 jme->phylink = 0;
2340 jme_reset_phy_processor(jme);
2341 if (test_bit(JME_FLAG_SSET, &jme->flags))
2342 jme_set_link_ksettings(netdev, &jme->old_cmd);
2343
2344 /*
2345 * Force to Reset the link again
2346 */
2347 jme_reset_link(jme);
2348}
2349
2350static void
2351jme_get_drvinfo(struct net_device *netdev,
2352 struct ethtool_drvinfo *info)
2353{
2354 struct jme_adapter *jme = netdev_priv(netdev);
2355
2356 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
2357 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
2358 strlcpy(info->bus_info, pci_name(jme->pdev), sizeof(info->bus_info));
2359}
2360
2361static int
2362jme_get_regs_len(struct net_device *netdev)
2363{
2364 return JME_REG_LEN;
2365}
2366
2367static void
2368mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
2369{
2370 int i;
2371
2372 for (i = 0 ; i < len ; i += 4)
2373 p[i >> 2] = jread32(jme, reg + i);
2374}
2375
2376static void
2377mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
2378{
2379 int i;
2380 u16 *p16 = (u16 *)p;
2381
2382 for (i = 0 ; i < reg_nr ; ++i)
2383 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
2384}
2385
2386static void
2387jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2388{
2389 struct jme_adapter *jme = netdev_priv(netdev);
2390 u32 *p32 = (u32 *)p;
2391
2392 memset(p, 0xFF, JME_REG_LEN);
2393
2394 regs->version = 1;
2395 mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2396
2397 p32 += 0x100 >> 2;
2398 mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2399
2400 p32 += 0x100 >> 2;
2401 mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2402
2403 p32 += 0x100 >> 2;
2404 mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2405
2406 p32 += 0x100 >> 2;
2407 mdio_memcpy(jme, p32, JME_PHY_REG_NR);
2408}
2409
2410static int
2411jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2412{
2413 struct jme_adapter *jme = netdev_priv(netdev);
2414
2415 ecmd->tx_coalesce_usecs = PCC_TX_TO;
2416 ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2417
2418 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2419 ecmd->use_adaptive_rx_coalesce = false;
2420 ecmd->rx_coalesce_usecs = 0;
2421 ecmd->rx_max_coalesced_frames = 0;
2422 return 0;
2423 }
2424
2425 ecmd->use_adaptive_rx_coalesce = true;
2426
2427 switch (jme->dpi.cur) {
2428 case PCC_P1:
2429 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2430 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2431 break;
2432 case PCC_P2:
2433 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2434 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2435 break;
2436 case PCC_P3:
2437 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2438 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2439 break;
2440 default:
2441 break;
2442 }
2443
2444 return 0;
2445}
2446
2447static int
2448jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2449{
2450 struct jme_adapter *jme = netdev_priv(netdev);
2451 struct dynpcc_info *dpi = &(jme->dpi);
2452
2453 if (netif_running(netdev))
2454 return -EBUSY;
2455
2456 if (ecmd->use_adaptive_rx_coalesce &&
2457 test_bit(JME_FLAG_POLL, &jme->flags)) {
2458 clear_bit(JME_FLAG_POLL, &jme->flags);
2459 jme->jme_rx = netif_rx;
2460 dpi->cur = PCC_P1;
2461 dpi->attempt = PCC_P1;
2462 dpi->cnt = 0;
2463 jme_set_rx_pcc(jme, PCC_P1);
2464 jme_interrupt_mode(jme);
2465 } else if (!(ecmd->use_adaptive_rx_coalesce) &&
2466 !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2467 set_bit(JME_FLAG_POLL, &jme->flags);
2468 jme->jme_rx = netif_receive_skb;
2469 jme_interrupt_mode(jme);
2470 }
2471
2472 return 0;
2473}
2474
2475static void
2476jme_get_pauseparam(struct net_device *netdev,
2477 struct ethtool_pauseparam *ecmd)
2478{
2479 struct jme_adapter *jme = netdev_priv(netdev);
2480 u32 val;
2481
2482 ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2483 ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2484
2485 spin_lock_bh(&jme->phy_lock);
2486 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2487 spin_unlock_bh(&jme->phy_lock);
2488
2489 ecmd->autoneg =
2490 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
2491}
2492
2493static int
2494jme_set_pauseparam(struct net_device *netdev,
2495 struct ethtool_pauseparam *ecmd)
2496{
2497 struct jme_adapter *jme = netdev_priv(netdev);
2498 u32 val;
2499
2500 if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
2501 (ecmd->tx_pause != 0)) {
2502
2503 if (ecmd->tx_pause)
2504 jme->reg_txpfc |= TXPFC_PF_EN;
2505 else
2506 jme->reg_txpfc &= ~TXPFC_PF_EN;
2507
2508 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2509 }
2510
2511 spin_lock_bh(&jme->rxmcs_lock);
2512 if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
2513 (ecmd->rx_pause != 0)) {
2514
2515 if (ecmd->rx_pause)
2516 jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2517 else
2518 jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2519
2520 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2521 }
2522 spin_unlock_bh(&jme->rxmcs_lock);
2523
2524 spin_lock_bh(&jme->phy_lock);
2525 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2526 if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
2527 (ecmd->autoneg != 0)) {
2528
2529 if (ecmd->autoneg)
2530 val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2531 else
2532 val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2533
2534 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2535 MII_ADVERTISE, val);
2536 }
2537 spin_unlock_bh(&jme->phy_lock);
2538
2539 return 0;
2540}
2541
2542static void
2543jme_get_wol(struct net_device *netdev,
2544 struct ethtool_wolinfo *wol)
2545{
2546 struct jme_adapter *jme = netdev_priv(netdev);
2547
2548 wol->supported = WAKE_MAGIC | WAKE_PHY;
2549
2550 wol->wolopts = 0;
2551
2552 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2553 wol->wolopts |= WAKE_PHY;
2554
2555 if (jme->reg_pmcs & PMCS_MFEN)
2556 wol->wolopts |= WAKE_MAGIC;
2557
2558}
2559
2560static int
2561jme_set_wol(struct net_device *netdev,
2562 struct ethtool_wolinfo *wol)
2563{
2564 struct jme_adapter *jme = netdev_priv(netdev);
2565
2566 if (wol->wolopts & (WAKE_MAGICSECURE |
2567 WAKE_UCAST |
2568 WAKE_MCAST |
2569 WAKE_BCAST |
2570 WAKE_ARP))
2571 return -EOPNOTSUPP;
2572
2573 jme->reg_pmcs = 0;
2574
2575 if (wol->wolopts & WAKE_PHY)
2576 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2577
2578 if (wol->wolopts & WAKE_MAGIC)
2579 jme->reg_pmcs |= PMCS_MFEN;
2580
2581 return 0;
2582}
2583
2584static int
2585jme_get_link_ksettings(struct net_device *netdev,
2586 struct ethtool_link_ksettings *cmd)
2587{
2588 struct jme_adapter *jme = netdev_priv(netdev);
2589
2590 spin_lock_bh(&jme->phy_lock);
2591 mii_ethtool_get_link_ksettings(&jme->mii_if, cmd);
2592 spin_unlock_bh(&jme->phy_lock);
2593 return 0;
2594}
2595
2596static int
2597jme_set_link_ksettings(struct net_device *netdev,
2598 const struct ethtool_link_ksettings *cmd)
2599{
2600 struct jme_adapter *jme = netdev_priv(netdev);
2601 int rc, fdc = 0;
2602
2603 if (cmd->base.speed == SPEED_1000 &&
2604 cmd->base.autoneg != AUTONEG_ENABLE)
2605 return -EINVAL;
2606
2607 /*
2608 * Check If user changed duplex only while force_media.
2609 * Hardware would not generate link change interrupt.
2610 */
2611 if (jme->mii_if.force_media &&
2612 cmd->base.autoneg != AUTONEG_ENABLE &&
2613 (jme->mii_if.full_duplex != cmd->base.duplex))
2614 fdc = 1;
2615
2616 spin_lock_bh(&jme->phy_lock);
2617 rc = mii_ethtool_set_link_ksettings(&jme->mii_if, cmd);
2618 spin_unlock_bh(&jme->phy_lock);
2619
2620 if (!rc) {
2621 if (fdc)
2622 jme_reset_link(jme);
2623 jme->old_cmd = *cmd;
2624 set_bit(JME_FLAG_SSET, &jme->flags);
2625 }
2626
2627 return rc;
2628}
2629
2630static int
2631jme_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
2632{
2633 int rc;
2634 struct jme_adapter *jme = netdev_priv(netdev);
2635 struct mii_ioctl_data *mii_data = if_mii(rq);
2636 unsigned int duplex_chg;
2637
2638 if (cmd == SIOCSMIIREG) {
2639 u16 val = mii_data->val_in;
2640 if (!(val & (BMCR_RESET|BMCR_ANENABLE)) &&
2641 (val & BMCR_SPEED1000))
2642 return -EINVAL;
2643 }
2644
2645 spin_lock_bh(&jme->phy_lock);
2646 rc = generic_mii_ioctl(&jme->mii_if, mii_data, cmd, &duplex_chg);
2647 spin_unlock_bh(&jme->phy_lock);
2648
2649 if (!rc && (cmd == SIOCSMIIREG)) {
2650 if (duplex_chg)
2651 jme_reset_link(jme);
2652 jme_get_link_ksettings(netdev, &jme->old_cmd);
2653 set_bit(JME_FLAG_SSET, &jme->flags);
2654 }
2655
2656 return rc;
2657}
2658
2659static u32
2660jme_get_link(struct net_device *netdev)
2661{
2662 struct jme_adapter *jme = netdev_priv(netdev);
2663 return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2664}
2665
2666static u32
2667jme_get_msglevel(struct net_device *netdev)
2668{
2669 struct jme_adapter *jme = netdev_priv(netdev);
2670 return jme->msg_enable;
2671}
2672
2673static void
2674jme_set_msglevel(struct net_device *netdev, u32 value)
2675{
2676 struct jme_adapter *jme = netdev_priv(netdev);
2677 jme->msg_enable = value;
2678}
2679
2680static netdev_features_t
2681jme_fix_features(struct net_device *netdev, netdev_features_t features)
2682{
2683 if (netdev->mtu > 1900)
2684 features &= ~(NETIF_F_ALL_TSO | NETIF_F_CSUM_MASK);
2685 return features;
2686}
2687
2688static int
2689jme_set_features(struct net_device *netdev, netdev_features_t features)
2690{
2691 struct jme_adapter *jme = netdev_priv(netdev);
2692
2693 spin_lock_bh(&jme->rxmcs_lock);
2694 if (features & NETIF_F_RXCSUM)
2695 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2696 else
2697 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2698 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2699 spin_unlock_bh(&jme->rxmcs_lock);
2700
2701 return 0;
2702}
2703
2704#ifdef CONFIG_NET_POLL_CONTROLLER
2705static void jme_netpoll(struct net_device *dev)
2706{
2707 unsigned long flags;
2708
2709 local_irq_save(flags);
2710 jme_intr(dev->irq, dev);
2711 local_irq_restore(flags);
2712}
2713#endif
2714
2715static int
2716jme_nway_reset(struct net_device *netdev)
2717{
2718 struct jme_adapter *jme = netdev_priv(netdev);
2719 jme_restart_an(jme);
2720 return 0;
2721}
2722
2723static u8
2724jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2725{
2726 u32 val;
2727 int to;
2728
2729 val = jread32(jme, JME_SMBCSR);
2730 to = JME_SMB_BUSY_TIMEOUT;
2731 while ((val & SMBCSR_BUSY) && --to) {
2732 msleep(1);
2733 val = jread32(jme, JME_SMBCSR);
2734 }
2735 if (!to) {
2736 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2737 return 0xFF;
2738 }
2739
2740 jwrite32(jme, JME_SMBINTF,
2741 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2742 SMBINTF_HWRWN_READ |
2743 SMBINTF_HWCMD);
2744
2745 val = jread32(jme, JME_SMBINTF);
2746 to = JME_SMB_BUSY_TIMEOUT;
2747 while ((val & SMBINTF_HWCMD) && --to) {
2748 msleep(1);
2749 val = jread32(jme, JME_SMBINTF);
2750 }
2751 if (!to) {
2752 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2753 return 0xFF;
2754 }
2755
2756 return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2757}
2758
2759static void
2760jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
2761{
2762 u32 val;
2763 int to;
2764
2765 val = jread32(jme, JME_SMBCSR);
2766 to = JME_SMB_BUSY_TIMEOUT;
2767 while ((val & SMBCSR_BUSY) && --to) {
2768 msleep(1);
2769 val = jread32(jme, JME_SMBCSR);
2770 }
2771 if (!to) {
2772 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2773 return;
2774 }
2775
2776 jwrite32(jme, JME_SMBINTF,
2777 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2778 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2779 SMBINTF_HWRWN_WRITE |
2780 SMBINTF_HWCMD);
2781
2782 val = jread32(jme, JME_SMBINTF);
2783 to = JME_SMB_BUSY_TIMEOUT;
2784 while ((val & SMBINTF_HWCMD) && --to) {
2785 msleep(1);
2786 val = jread32(jme, JME_SMBINTF);
2787 }
2788 if (!to) {
2789 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2790 return;
2791 }
2792
2793 mdelay(2);
2794}
2795
2796static int
2797jme_get_eeprom_len(struct net_device *netdev)
2798{
2799 struct jme_adapter *jme = netdev_priv(netdev);
2800 u32 val;
2801 val = jread32(jme, JME_SMBCSR);
2802 return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
2803}
2804
2805static int
2806jme_get_eeprom(struct net_device *netdev,
2807 struct ethtool_eeprom *eeprom, u8 *data)
2808{
2809 struct jme_adapter *jme = netdev_priv(netdev);
2810 int i, offset = eeprom->offset, len = eeprom->len;
2811
2812 /*
2813 * ethtool will check the boundary for us
2814 */
2815 eeprom->magic = JME_EEPROM_MAGIC;
2816 for (i = 0 ; i < len ; ++i)
2817 data[i] = jme_smb_read(jme, i + offset);
2818
2819 return 0;
2820}
2821
2822static int
2823jme_set_eeprom(struct net_device *netdev,
2824 struct ethtool_eeprom *eeprom, u8 *data)
2825{
2826 struct jme_adapter *jme = netdev_priv(netdev);
2827 int i, offset = eeprom->offset, len = eeprom->len;
2828
2829 if (eeprom->magic != JME_EEPROM_MAGIC)
2830 return -EINVAL;
2831
2832 /*
2833 * ethtool will check the boundary for us
2834 */
2835 for (i = 0 ; i < len ; ++i)
2836 jme_smb_write(jme, i + offset, data[i]);
2837
2838 return 0;
2839}
2840
2841static const struct ethtool_ops jme_ethtool_ops = {
2842 .supported_coalesce_params = ETHTOOL_COALESCE_USECS |
2843 ETHTOOL_COALESCE_MAX_FRAMES |
2844 ETHTOOL_COALESCE_USE_ADAPTIVE_RX,
2845 .get_drvinfo = jme_get_drvinfo,
2846 .get_regs_len = jme_get_regs_len,
2847 .get_regs = jme_get_regs,
2848 .get_coalesce = jme_get_coalesce,
2849 .set_coalesce = jme_set_coalesce,
2850 .get_pauseparam = jme_get_pauseparam,
2851 .set_pauseparam = jme_set_pauseparam,
2852 .get_wol = jme_get_wol,
2853 .set_wol = jme_set_wol,
2854 .get_link = jme_get_link,
2855 .get_msglevel = jme_get_msglevel,
2856 .set_msglevel = jme_set_msglevel,
2857 .nway_reset = jme_nway_reset,
2858 .get_eeprom_len = jme_get_eeprom_len,
2859 .get_eeprom = jme_get_eeprom,
2860 .set_eeprom = jme_set_eeprom,
2861 .get_link_ksettings = jme_get_link_ksettings,
2862 .set_link_ksettings = jme_set_link_ksettings,
2863};
2864
2865static int
2866jme_pci_dma64(struct pci_dev *pdev)
2867{
2868 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
2869 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
2870 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)))
2871 return 1;
2872
2873 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
2874 !pci_set_dma_mask(pdev, DMA_BIT_MASK(40)))
2875 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40)))
2876 return 1;
2877
2878 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
2879 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)))
2880 return 0;
2881
2882 return -1;
2883}
2884
2885static inline void
2886jme_phy_init(struct jme_adapter *jme)
2887{
2888 u16 reg26;
2889
2890 reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
2891 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
2892}
2893
2894static inline void
2895jme_check_hw_ver(struct jme_adapter *jme)
2896{
2897 u32 chipmode;
2898
2899 chipmode = jread32(jme, JME_CHIPMODE);
2900
2901 jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
2902 jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
2903 jme->chip_main_rev = jme->chiprev & 0xF;
2904 jme->chip_sub_rev = (jme->chiprev >> 4) & 0xF;
2905}
2906
2907static const struct net_device_ops jme_netdev_ops = {
2908 .ndo_open = jme_open,
2909 .ndo_stop = jme_close,
2910 .ndo_validate_addr = eth_validate_addr,
2911 .ndo_do_ioctl = jme_ioctl,
2912 .ndo_start_xmit = jme_start_xmit,
2913 .ndo_set_mac_address = jme_set_macaddr,
2914 .ndo_set_rx_mode = jme_set_multi,
2915 .ndo_change_mtu = jme_change_mtu,
2916 .ndo_tx_timeout = jme_tx_timeout,
2917 .ndo_fix_features = jme_fix_features,
2918 .ndo_set_features = jme_set_features,
2919#ifdef CONFIG_NET_POLL_CONTROLLER
2920 .ndo_poll_controller = jme_netpoll,
2921#endif
2922};
2923
2924static int
2925jme_init_one(struct pci_dev *pdev,
2926 const struct pci_device_id *ent)
2927{
2928 int rc = 0, using_dac, i;
2929 struct net_device *netdev;
2930 struct jme_adapter *jme;
2931 u16 bmcr, bmsr;
2932 u32 apmc;
2933
2934 /*
2935 * set up PCI device basics
2936 */
2937 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
2938 PCIE_LINK_STATE_CLKPM);
2939
2940 rc = pci_enable_device(pdev);
2941 if (rc) {
2942 pr_err("Cannot enable PCI device\n");
2943 goto err_out;
2944 }
2945
2946 using_dac = jme_pci_dma64(pdev);
2947 if (using_dac < 0) {
2948 pr_err("Cannot set PCI DMA Mask\n");
2949 rc = -EIO;
2950 goto err_out_disable_pdev;
2951 }
2952
2953 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
2954 pr_err("No PCI resource region found\n");
2955 rc = -ENOMEM;
2956 goto err_out_disable_pdev;
2957 }
2958
2959 rc = pci_request_regions(pdev, DRV_NAME);
2960 if (rc) {
2961 pr_err("Cannot obtain PCI resource region\n");
2962 goto err_out_disable_pdev;
2963 }
2964
2965 pci_set_master(pdev);
2966
2967 /*
2968 * alloc and init net device
2969 */
2970 netdev = alloc_etherdev(sizeof(*jme));
2971 if (!netdev) {
2972 rc = -ENOMEM;
2973 goto err_out_release_regions;
2974 }
2975 netdev->netdev_ops = &jme_netdev_ops;
2976 netdev->ethtool_ops = &jme_ethtool_ops;
2977 netdev->watchdog_timeo = TX_TIMEOUT;
2978 netdev->hw_features = NETIF_F_IP_CSUM |
2979 NETIF_F_IPV6_CSUM |
2980 NETIF_F_SG |
2981 NETIF_F_TSO |
2982 NETIF_F_TSO6 |
2983 NETIF_F_RXCSUM;
2984 netdev->features = NETIF_F_IP_CSUM |
2985 NETIF_F_IPV6_CSUM |
2986 NETIF_F_SG |
2987 NETIF_F_TSO |
2988 NETIF_F_TSO6 |
2989 NETIF_F_HW_VLAN_CTAG_TX |
2990 NETIF_F_HW_VLAN_CTAG_RX;
2991 if (using_dac)
2992 netdev->features |= NETIF_F_HIGHDMA;
2993
2994 /* MTU range: 1280 - 9202*/
2995 netdev->min_mtu = IPV6_MIN_MTU;
2996 netdev->max_mtu = MAX_ETHERNET_JUMBO_PACKET_SIZE - ETH_HLEN;
2997
2998 SET_NETDEV_DEV(netdev, &pdev->dev);
2999 pci_set_drvdata(pdev, netdev);
3000
3001 /*
3002 * init adapter info
3003 */
3004 jme = netdev_priv(netdev);
3005 jme->pdev = pdev;
3006 jme->dev = netdev;
3007 jme->jme_rx = netif_rx;
3008 jme->old_mtu = netdev->mtu = 1500;
3009 jme->phylink = 0;
3010 jme->tx_ring_size = 1 << 10;
3011 jme->tx_ring_mask = jme->tx_ring_size - 1;
3012 jme->tx_wake_threshold = 1 << 9;
3013 jme->rx_ring_size = 1 << 9;
3014 jme->rx_ring_mask = jme->rx_ring_size - 1;
3015 jme->msg_enable = JME_DEF_MSG_ENABLE;
3016 jme->regs = ioremap(pci_resource_start(pdev, 0),
3017 pci_resource_len(pdev, 0));
3018 if (!(jme->regs)) {
3019 pr_err("Mapping PCI resource region error\n");
3020 rc = -ENOMEM;
3021 goto err_out_free_netdev;
3022 }
3023
3024 if (no_pseudohp) {
3025 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
3026 jwrite32(jme, JME_APMC, apmc);
3027 } else if (force_pseudohp) {
3028 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
3029 jwrite32(jme, JME_APMC, apmc);
3030 }
3031
3032 NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, NAPI_POLL_WEIGHT)
3033
3034 spin_lock_init(&jme->phy_lock);
3035 spin_lock_init(&jme->macaddr_lock);
3036 spin_lock_init(&jme->rxmcs_lock);
3037
3038 atomic_set(&jme->link_changing, 1);
3039 atomic_set(&jme->rx_cleaning, 1);
3040 atomic_set(&jme->tx_cleaning, 1);
3041 atomic_set(&jme->rx_empty, 1);
3042
3043 tasklet_init(&jme->pcc_task,
3044 jme_pcc_tasklet,
3045 (unsigned long) jme);
3046 jme->dpi.cur = PCC_P1;
3047
3048 jme->reg_ghc = 0;
3049 jme->reg_rxcs = RXCS_DEFAULT;
3050 jme->reg_rxmcs = RXMCS_DEFAULT;
3051 jme->reg_txpfc = 0;
3052 jme->reg_pmcs = PMCS_MFEN;
3053 jme->reg_gpreg1 = GPREG1_DEFAULT;
3054
3055 if (jme->reg_rxmcs & RXMCS_CHECKSUM)
3056 netdev->features |= NETIF_F_RXCSUM;
3057
3058 /*
3059 * Get Max Read Req Size from PCI Config Space
3060 */
3061 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
3062 jme->mrrs &= PCI_DCSR_MRRS_MASK;
3063 switch (jme->mrrs) {
3064 case MRRS_128B:
3065 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
3066 break;
3067 case MRRS_256B:
3068 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
3069 break;
3070 default:
3071 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
3072 break;
3073 }
3074
3075 /*
3076 * Must check before reset_mac_processor
3077 */
3078 jme_check_hw_ver(jme);
3079 jme->mii_if.dev = netdev;
3080 if (jme->fpgaver) {
3081 jme->mii_if.phy_id = 0;
3082 for (i = 1 ; i < 32 ; ++i) {
3083 bmcr = jme_mdio_read(netdev, i, MII_BMCR);
3084 bmsr = jme_mdio_read(netdev, i, MII_BMSR);
3085 if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
3086 jme->mii_if.phy_id = i;
3087 break;
3088 }
3089 }
3090
3091 if (!jme->mii_if.phy_id) {
3092 rc = -EIO;
3093 pr_err("Can not find phy_id\n");
3094 goto err_out_unmap;
3095 }
3096
3097 jme->reg_ghc |= GHC_LINK_POLL;
3098 } else {
3099 jme->mii_if.phy_id = 1;
3100 }
3101 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
3102 jme->mii_if.supports_gmii = true;
3103 else
3104 jme->mii_if.supports_gmii = false;
3105 jme->mii_if.phy_id_mask = 0x1F;
3106 jme->mii_if.reg_num_mask = 0x1F;
3107 jme->mii_if.mdio_read = jme_mdio_read;
3108 jme->mii_if.mdio_write = jme_mdio_write;
3109
3110 jme_clear_pm_disable_wol(jme);
3111 device_init_wakeup(&pdev->dev, true);
3112
3113 jme_set_phyfifo_5level(jme);
3114 jme->pcirev = pdev->revision;
3115 if (!jme->fpgaver)
3116 jme_phy_init(jme);
3117 jme_phy_off(jme);
3118
3119 /*
3120 * Reset MAC processor and reload EEPROM for MAC Address
3121 */
3122 jme_reset_mac_processor(jme);
3123 rc = jme_reload_eeprom(jme);
3124 if (rc) {
3125 pr_err("Reload eeprom for reading MAC Address error\n");
3126 goto err_out_unmap;
3127 }
3128 jme_load_macaddr(netdev);
3129
3130 /*
3131 * Tell stack that we are not ready to work until open()
3132 */
3133 netif_carrier_off(netdev);
3134
3135 rc = register_netdev(netdev);
3136 if (rc) {
3137 pr_err("Cannot register net device\n");
3138 goto err_out_unmap;
3139 }
3140
3141 netif_info(jme, probe, jme->dev, "%s%s chiprev:%x pcirev:%x macaddr:%pM\n",
3142 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250) ?
3143 "JMC250 Gigabit Ethernet" :
3144 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC260) ?
3145 "JMC260 Fast Ethernet" : "Unknown",
3146 (jme->fpgaver != 0) ? " (FPGA)" : "",
3147 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
3148 jme->pcirev, netdev->dev_addr);
3149
3150 return 0;
3151
3152err_out_unmap:
3153 iounmap(jme->regs);
3154err_out_free_netdev:
3155 free_netdev(netdev);
3156err_out_release_regions:
3157 pci_release_regions(pdev);
3158err_out_disable_pdev:
3159 pci_disable_device(pdev);
3160err_out:
3161 return rc;
3162}
3163
3164static void
3165jme_remove_one(struct pci_dev *pdev)
3166{
3167 struct net_device *netdev = pci_get_drvdata(pdev);
3168 struct jme_adapter *jme = netdev_priv(netdev);
3169
3170 unregister_netdev(netdev);
3171 iounmap(jme->regs);
3172 free_netdev(netdev);
3173 pci_release_regions(pdev);
3174 pci_disable_device(pdev);
3175
3176}
3177
3178static void
3179jme_shutdown(struct pci_dev *pdev)
3180{
3181 struct net_device *netdev = pci_get_drvdata(pdev);
3182 struct jme_adapter *jme = netdev_priv(netdev);
3183
3184 jme_powersave_phy(jme);
3185 pci_pme_active(pdev, true);
3186}
3187
3188#ifdef CONFIG_PM_SLEEP
3189static int
3190jme_suspend(struct device *dev)
3191{
3192 struct net_device *netdev = dev_get_drvdata(dev);
3193 struct jme_adapter *jme = netdev_priv(netdev);
3194
3195 if (!netif_running(netdev))
3196 return 0;
3197
3198 atomic_dec(&jme->link_changing);
3199
3200 netif_device_detach(netdev);
3201 netif_stop_queue(netdev);
3202 jme_stop_irq(jme);
3203
3204 tasklet_disable(&jme->txclean_task);
3205 tasklet_disable(&jme->rxclean_task);
3206 tasklet_disable(&jme->rxempty_task);
3207
3208 if (netif_carrier_ok(netdev)) {
3209 if (test_bit(JME_FLAG_POLL, &jme->flags))
3210 jme_polling_mode(jme);
3211
3212 jme_stop_pcc_timer(jme);
3213 jme_disable_rx_engine(jme);
3214 jme_disable_tx_engine(jme);
3215 jme_reset_mac_processor(jme);
3216 jme_free_rx_resources(jme);
3217 jme_free_tx_resources(jme);
3218 netif_carrier_off(netdev);
3219 jme->phylink = 0;
3220 }
3221
3222 tasklet_enable(&jme->txclean_task);
3223 tasklet_enable(&jme->rxclean_task);
3224 tasklet_enable(&jme->rxempty_task);
3225
3226 jme_powersave_phy(jme);
3227
3228 return 0;
3229}
3230
3231static int
3232jme_resume(struct device *dev)
3233{
3234 struct net_device *netdev = dev_get_drvdata(dev);
3235 struct jme_adapter *jme = netdev_priv(netdev);
3236
3237 if (!netif_running(netdev))
3238 return 0;
3239
3240 jme_clear_pm_disable_wol(jme);
3241 jme_phy_on(jme);
3242 if (test_bit(JME_FLAG_SSET, &jme->flags))
3243 jme_set_link_ksettings(netdev, &jme->old_cmd);
3244 else
3245 jme_reset_phy_processor(jme);
3246 jme_phy_calibration(jme);
3247 jme_phy_setEA(jme);
3248 netif_device_attach(netdev);
3249
3250 atomic_inc(&jme->link_changing);
3251
3252 jme_reset_link(jme);
3253
3254 jme_start_irq(jme);
3255
3256 return 0;
3257}
3258
3259static SIMPLE_DEV_PM_OPS(jme_pm_ops, jme_suspend, jme_resume);
3260#define JME_PM_OPS (&jme_pm_ops)
3261
3262#else
3263
3264#define JME_PM_OPS NULL
3265#endif
3266
3267static const struct pci_device_id jme_pci_tbl[] = {
3268 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
3269 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
3270 { }
3271};
3272
3273static struct pci_driver jme_driver = {
3274 .name = DRV_NAME,
3275 .id_table = jme_pci_tbl,
3276 .probe = jme_init_one,
3277 .remove = jme_remove_one,
3278 .shutdown = jme_shutdown,
3279 .driver.pm = JME_PM_OPS,
3280};
3281
3282static int __init
3283jme_init_module(void)
3284{
3285 pr_info("JMicron JMC2XX ethernet driver version %s\n", DRV_VERSION);
3286 return pci_register_driver(&jme_driver);
3287}
3288
3289static void __exit
3290jme_cleanup_module(void)
3291{
3292 pci_unregister_driver(&jme_driver);
3293}
3294
3295module_init(jme_init_module);
3296module_exit(jme_cleanup_module);
3297
3298MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3299MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3300MODULE_LICENSE("GPL");
3301MODULE_VERSION(DRV_VERSION);
3302MODULE_DEVICE_TABLE(pci, jme_pci_tbl);