Loading...
1/*
2 * Copyright (c) 2015-2016 MediaTek Inc.
3 * Author: Yong Wu <yong.wu@mediatek.com>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 */
14#include <linux/clk.h>
15#include <linux/component.h>
16#include <linux/device.h>
17#include <linux/err.h>
18#include <linux/io.h>
19#include <linux/module.h>
20#include <linux/of.h>
21#include <linux/of_platform.h>
22#include <linux/platform_device.h>
23#include <linux/pm_runtime.h>
24#include <soc/mediatek/smi.h>
25#include <dt-bindings/memory/mt2701-larb-port.h>
26
27/* mt8173 */
28#define SMI_LARB_MMU_EN 0xf00
29
30/* mt2701 */
31#define REG_SMI_SECUR_CON_BASE 0x5c0
32
33/* every register control 8 port, register offset 0x4 */
34#define REG_SMI_SECUR_CON_OFFSET(id) (((id) >> 3) << 2)
35#define REG_SMI_SECUR_CON_ADDR(id) \
36 (REG_SMI_SECUR_CON_BASE + REG_SMI_SECUR_CON_OFFSET(id))
37
38/*
39 * every port have 4 bit to control, bit[port + 3] control virtual or physical,
40 * bit[port + 2 : port + 1] control the domain, bit[port] control the security
41 * or non-security.
42 */
43#define SMI_SECUR_CON_VAL_MSK(id) (~(0xf << (((id) & 0x7) << 2)))
44#define SMI_SECUR_CON_VAL_VIRT(id) BIT((((id) & 0x7) << 2) + 3)
45/* mt2701 domain should be set to 3 */
46#define SMI_SECUR_CON_VAL_DOMAIN(id) (0x3 << ((((id) & 0x7) << 2) + 1))
47
48/* mt2712 */
49#define SMI_LARB_NONSEC_CON(id) (0x380 + ((id) * 4))
50#define F_MMU_EN BIT(0)
51
52struct mtk_smi_larb_gen {
53 bool need_larbid;
54 int port_in_larb[MTK_LARB_NR_MAX + 1];
55 void (*config_port)(struct device *);
56};
57
58struct mtk_smi {
59 struct device *dev;
60 struct clk *clk_apb, *clk_smi;
61 struct clk *clk_async; /*only needed by mt2701*/
62 void __iomem *smi_ao_base;
63};
64
65struct mtk_smi_larb { /* larb: local arbiter */
66 struct mtk_smi smi;
67 void __iomem *base;
68 struct device *smi_common_dev;
69 const struct mtk_smi_larb_gen *larb_gen;
70 int larbid;
71 u32 *mmu;
72};
73
74enum mtk_smi_gen {
75 MTK_SMI_GEN1,
76 MTK_SMI_GEN2
77};
78
79static int mtk_smi_enable(const struct mtk_smi *smi)
80{
81 int ret;
82
83 ret = pm_runtime_get_sync(smi->dev);
84 if (ret < 0)
85 return ret;
86
87 ret = clk_prepare_enable(smi->clk_apb);
88 if (ret)
89 goto err_put_pm;
90
91 ret = clk_prepare_enable(smi->clk_smi);
92 if (ret)
93 goto err_disable_apb;
94
95 return 0;
96
97err_disable_apb:
98 clk_disable_unprepare(smi->clk_apb);
99err_put_pm:
100 pm_runtime_put_sync(smi->dev);
101 return ret;
102}
103
104static void mtk_smi_disable(const struct mtk_smi *smi)
105{
106 clk_disable_unprepare(smi->clk_smi);
107 clk_disable_unprepare(smi->clk_apb);
108 pm_runtime_put_sync(smi->dev);
109}
110
111int mtk_smi_larb_get(struct device *larbdev)
112{
113 struct mtk_smi_larb *larb = dev_get_drvdata(larbdev);
114 const struct mtk_smi_larb_gen *larb_gen = larb->larb_gen;
115 struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
116 int ret;
117
118 /* Enable the smi-common's power and clocks */
119 ret = mtk_smi_enable(common);
120 if (ret)
121 return ret;
122
123 /* Enable the larb's power and clocks */
124 ret = mtk_smi_enable(&larb->smi);
125 if (ret) {
126 mtk_smi_disable(common);
127 return ret;
128 }
129
130 /* Configure the iommu info for this larb */
131 larb_gen->config_port(larbdev);
132
133 return 0;
134}
135EXPORT_SYMBOL_GPL(mtk_smi_larb_get);
136
137void mtk_smi_larb_put(struct device *larbdev)
138{
139 struct mtk_smi_larb *larb = dev_get_drvdata(larbdev);
140 struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
141
142 /*
143 * Don't de-configure the iommu info for this larb since there may be
144 * several modules in this larb.
145 * The iommu info will be reset after power off.
146 */
147
148 mtk_smi_disable(&larb->smi);
149 mtk_smi_disable(common);
150}
151EXPORT_SYMBOL_GPL(mtk_smi_larb_put);
152
153static int
154mtk_smi_larb_bind(struct device *dev, struct device *master, void *data)
155{
156 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
157 struct mtk_smi_iommu *smi_iommu = data;
158 unsigned int i;
159
160 if (larb->larb_gen->need_larbid) {
161 larb->mmu = &smi_iommu->larb_imu[larb->larbid].mmu;
162 return 0;
163 }
164
165 /*
166 * If there is no larbid property, Loop to find the corresponding
167 * iommu information.
168 */
169 for (i = 0; i < smi_iommu->larb_nr; i++) {
170 if (dev == smi_iommu->larb_imu[i].dev) {
171 /* The 'mmu' may be updated in iommu-attach/detach. */
172 larb->mmu = &smi_iommu->larb_imu[i].mmu;
173 return 0;
174 }
175 }
176 return -ENODEV;
177}
178
179static void mtk_smi_larb_config_port_mt2712(struct device *dev)
180{
181 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
182 u32 reg;
183 int i;
184
185 /*
186 * larb 8/9 is the bdpsys larb, the iommu_en is enabled defaultly.
187 * Don't need to set it again.
188 */
189 if (larb->larbid == 8 || larb->larbid == 9)
190 return;
191
192 for_each_set_bit(i, (unsigned long *)larb->mmu, 32) {
193 reg = readl_relaxed(larb->base + SMI_LARB_NONSEC_CON(i));
194 reg |= F_MMU_EN;
195 writel(reg, larb->base + SMI_LARB_NONSEC_CON(i));
196 }
197}
198
199static void mtk_smi_larb_config_port_mt8173(struct device *dev)
200{
201 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
202
203 writel(*larb->mmu, larb->base + SMI_LARB_MMU_EN);
204}
205
206static void mtk_smi_larb_config_port_gen1(struct device *dev)
207{
208 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
209 const struct mtk_smi_larb_gen *larb_gen = larb->larb_gen;
210 struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
211 int i, m4u_port_id, larb_port_num;
212 u32 sec_con_val, reg_val;
213
214 m4u_port_id = larb_gen->port_in_larb[larb->larbid];
215 larb_port_num = larb_gen->port_in_larb[larb->larbid + 1]
216 - larb_gen->port_in_larb[larb->larbid];
217
218 for (i = 0; i < larb_port_num; i++, m4u_port_id++) {
219 if (*larb->mmu & BIT(i)) {
220 /* bit[port + 3] controls the virtual or physical */
221 sec_con_val = SMI_SECUR_CON_VAL_VIRT(m4u_port_id);
222 } else {
223 /* do not need to enable m4u for this port */
224 continue;
225 }
226 reg_val = readl(common->smi_ao_base
227 + REG_SMI_SECUR_CON_ADDR(m4u_port_id));
228 reg_val &= SMI_SECUR_CON_VAL_MSK(m4u_port_id);
229 reg_val |= sec_con_val;
230 reg_val |= SMI_SECUR_CON_VAL_DOMAIN(m4u_port_id);
231 writel(reg_val,
232 common->smi_ao_base
233 + REG_SMI_SECUR_CON_ADDR(m4u_port_id));
234 }
235}
236
237static void
238mtk_smi_larb_unbind(struct device *dev, struct device *master, void *data)
239{
240 /* Do nothing as the iommu is always enabled. */
241}
242
243static const struct component_ops mtk_smi_larb_component_ops = {
244 .bind = mtk_smi_larb_bind,
245 .unbind = mtk_smi_larb_unbind,
246};
247
248static const struct mtk_smi_larb_gen mtk_smi_larb_mt8173 = {
249 /* mt8173 do not need the port in larb */
250 .config_port = mtk_smi_larb_config_port_mt8173,
251};
252
253static const struct mtk_smi_larb_gen mtk_smi_larb_mt2701 = {
254 .need_larbid = true,
255 .port_in_larb = {
256 LARB0_PORT_OFFSET, LARB1_PORT_OFFSET,
257 LARB2_PORT_OFFSET, LARB3_PORT_OFFSET
258 },
259 .config_port = mtk_smi_larb_config_port_gen1,
260};
261
262static const struct mtk_smi_larb_gen mtk_smi_larb_mt2712 = {
263 .need_larbid = true,
264 .config_port = mtk_smi_larb_config_port_mt2712,
265};
266
267static const struct of_device_id mtk_smi_larb_of_ids[] = {
268 {
269 .compatible = "mediatek,mt8173-smi-larb",
270 .data = &mtk_smi_larb_mt8173
271 },
272 {
273 .compatible = "mediatek,mt2701-smi-larb",
274 .data = &mtk_smi_larb_mt2701
275 },
276 {
277 .compatible = "mediatek,mt2712-smi-larb",
278 .data = &mtk_smi_larb_mt2712
279 },
280 {}
281};
282
283static int mtk_smi_larb_probe(struct platform_device *pdev)
284{
285 struct mtk_smi_larb *larb;
286 struct resource *res;
287 struct device *dev = &pdev->dev;
288 struct device_node *smi_node;
289 struct platform_device *smi_pdev;
290 int err;
291
292 larb = devm_kzalloc(dev, sizeof(*larb), GFP_KERNEL);
293 if (!larb)
294 return -ENOMEM;
295
296 larb->larb_gen = of_device_get_match_data(dev);
297 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
298 larb->base = devm_ioremap_resource(dev, res);
299 if (IS_ERR(larb->base))
300 return PTR_ERR(larb->base);
301
302 larb->smi.clk_apb = devm_clk_get(dev, "apb");
303 if (IS_ERR(larb->smi.clk_apb))
304 return PTR_ERR(larb->smi.clk_apb);
305
306 larb->smi.clk_smi = devm_clk_get(dev, "smi");
307 if (IS_ERR(larb->smi.clk_smi))
308 return PTR_ERR(larb->smi.clk_smi);
309 larb->smi.dev = dev;
310
311 if (larb->larb_gen->need_larbid) {
312 err = of_property_read_u32(dev->of_node, "mediatek,larb-id",
313 &larb->larbid);
314 if (err) {
315 dev_err(dev, "missing larbid property\n");
316 return err;
317 }
318 }
319
320 smi_node = of_parse_phandle(dev->of_node, "mediatek,smi", 0);
321 if (!smi_node)
322 return -EINVAL;
323
324 smi_pdev = of_find_device_by_node(smi_node);
325 of_node_put(smi_node);
326 if (smi_pdev) {
327 if (!platform_get_drvdata(smi_pdev))
328 return -EPROBE_DEFER;
329 larb->smi_common_dev = &smi_pdev->dev;
330 } else {
331 dev_err(dev, "Failed to get the smi_common device\n");
332 return -EINVAL;
333 }
334
335 pm_runtime_enable(dev);
336 platform_set_drvdata(pdev, larb);
337 return component_add(dev, &mtk_smi_larb_component_ops);
338}
339
340static int mtk_smi_larb_remove(struct platform_device *pdev)
341{
342 pm_runtime_disable(&pdev->dev);
343 component_del(&pdev->dev, &mtk_smi_larb_component_ops);
344 return 0;
345}
346
347static struct platform_driver mtk_smi_larb_driver = {
348 .probe = mtk_smi_larb_probe,
349 .remove = mtk_smi_larb_remove,
350 .driver = {
351 .name = "mtk-smi-larb",
352 .of_match_table = mtk_smi_larb_of_ids,
353 }
354};
355
356static const struct of_device_id mtk_smi_common_of_ids[] = {
357 {
358 .compatible = "mediatek,mt8173-smi-common",
359 .data = (void *)MTK_SMI_GEN2
360 },
361 {
362 .compatible = "mediatek,mt2701-smi-common",
363 .data = (void *)MTK_SMI_GEN1
364 },
365 {
366 .compatible = "mediatek,mt2712-smi-common",
367 .data = (void *)MTK_SMI_GEN2
368 },
369 {}
370};
371
372static int mtk_smi_common_probe(struct platform_device *pdev)
373{
374 struct device *dev = &pdev->dev;
375 struct mtk_smi *common;
376 struct resource *res;
377 enum mtk_smi_gen smi_gen;
378 int ret;
379
380 common = devm_kzalloc(dev, sizeof(*common), GFP_KERNEL);
381 if (!common)
382 return -ENOMEM;
383 common->dev = dev;
384
385 common->clk_apb = devm_clk_get(dev, "apb");
386 if (IS_ERR(common->clk_apb))
387 return PTR_ERR(common->clk_apb);
388
389 common->clk_smi = devm_clk_get(dev, "smi");
390 if (IS_ERR(common->clk_smi))
391 return PTR_ERR(common->clk_smi);
392
393 /*
394 * for mtk smi gen 1, we need to get the ao(always on) base to config
395 * m4u port, and we need to enable the aync clock for transform the smi
396 * clock into emi clock domain, but for mtk smi gen2, there's no smi ao
397 * base.
398 */
399 smi_gen = (enum mtk_smi_gen)of_device_get_match_data(dev);
400 if (smi_gen == MTK_SMI_GEN1) {
401 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
402 common->smi_ao_base = devm_ioremap_resource(dev, res);
403 if (IS_ERR(common->smi_ao_base))
404 return PTR_ERR(common->smi_ao_base);
405
406 common->clk_async = devm_clk_get(dev, "async");
407 if (IS_ERR(common->clk_async))
408 return PTR_ERR(common->clk_async);
409
410 ret = clk_prepare_enable(common->clk_async);
411 if (ret)
412 return ret;
413 }
414 pm_runtime_enable(dev);
415 platform_set_drvdata(pdev, common);
416 return 0;
417}
418
419static int mtk_smi_common_remove(struct platform_device *pdev)
420{
421 pm_runtime_disable(&pdev->dev);
422 return 0;
423}
424
425static struct platform_driver mtk_smi_common_driver = {
426 .probe = mtk_smi_common_probe,
427 .remove = mtk_smi_common_remove,
428 .driver = {
429 .name = "mtk-smi-common",
430 .of_match_table = mtk_smi_common_of_ids,
431 }
432};
433
434static int __init mtk_smi_init(void)
435{
436 int ret;
437
438 ret = platform_driver_register(&mtk_smi_common_driver);
439 if (ret != 0) {
440 pr_err("Failed to register SMI driver\n");
441 return ret;
442 }
443
444 ret = platform_driver_register(&mtk_smi_larb_driver);
445 if (ret != 0) {
446 pr_err("Failed to register SMI-LARB driver\n");
447 goto err_unreg_smi;
448 }
449 return ret;
450
451err_unreg_smi:
452 platform_driver_unregister(&mtk_smi_common_driver);
453 return ret;
454}
455
456module_init(mtk_smi_init);
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (c) 2015-2016 MediaTek Inc.
4 * Author: Yong Wu <yong.wu@mediatek.com>
5 */
6#include <linux/clk.h>
7#include <linux/component.h>
8#include <linux/device.h>
9#include <linux/err.h>
10#include <linux/io.h>
11#include <linux/module.h>
12#include <linux/of.h>
13#include <linux/of_platform.h>
14#include <linux/platform_device.h>
15#include <linux/pm_runtime.h>
16#include <soc/mediatek/smi.h>
17#include <dt-bindings/memory/mt2701-larb-port.h>
18
19/* mt8173 */
20#define SMI_LARB_MMU_EN 0xf00
21
22/* mt2701 */
23#define REG_SMI_SECUR_CON_BASE 0x5c0
24
25/* every register control 8 port, register offset 0x4 */
26#define REG_SMI_SECUR_CON_OFFSET(id) (((id) >> 3) << 2)
27#define REG_SMI_SECUR_CON_ADDR(id) \
28 (REG_SMI_SECUR_CON_BASE + REG_SMI_SECUR_CON_OFFSET(id))
29
30/*
31 * every port have 4 bit to control, bit[port + 3] control virtual or physical,
32 * bit[port + 2 : port + 1] control the domain, bit[port] control the security
33 * or non-security.
34 */
35#define SMI_SECUR_CON_VAL_MSK(id) (~(0xf << (((id) & 0x7) << 2)))
36#define SMI_SECUR_CON_VAL_VIRT(id) BIT((((id) & 0x7) << 2) + 3)
37/* mt2701 domain should be set to 3 */
38#define SMI_SECUR_CON_VAL_DOMAIN(id) (0x3 << ((((id) & 0x7) << 2) + 1))
39
40/* mt2712 */
41#define SMI_LARB_NONSEC_CON(id) (0x380 + ((id) * 4))
42#define F_MMU_EN BIT(0)
43
44/* SMI COMMON */
45#define SMI_BUS_SEL 0x220
46#define SMI_BUS_LARB_SHIFT(larbid) ((larbid) << 1)
47/* All are MMU0 defaultly. Only specialize mmu1 here. */
48#define F_MMU1_LARB(larbid) (0x1 << SMI_BUS_LARB_SHIFT(larbid))
49
50enum mtk_smi_gen {
51 MTK_SMI_GEN1,
52 MTK_SMI_GEN2
53};
54
55struct mtk_smi_common_plat {
56 enum mtk_smi_gen gen;
57 bool has_gals;
58 u32 bus_sel; /* Balance some larbs to enter mmu0 or mmu1 */
59};
60
61struct mtk_smi_larb_gen {
62 int port_in_larb[MTK_LARB_NR_MAX + 1];
63 void (*config_port)(struct device *dev);
64 unsigned int larb_direct_to_common_mask;
65 bool has_gals;
66};
67
68struct mtk_smi {
69 struct device *dev;
70 struct clk *clk_apb, *clk_smi;
71 struct clk *clk_gals0, *clk_gals1;
72 struct clk *clk_async; /*only needed by mt2701*/
73 union {
74 void __iomem *smi_ao_base; /* only for gen1 */
75 void __iomem *base; /* only for gen2 */
76 };
77 const struct mtk_smi_common_plat *plat;
78};
79
80struct mtk_smi_larb { /* larb: local arbiter */
81 struct mtk_smi smi;
82 void __iomem *base;
83 struct device *smi_common_dev;
84 const struct mtk_smi_larb_gen *larb_gen;
85 int larbid;
86 u32 *mmu;
87};
88
89static int mtk_smi_clk_enable(const struct mtk_smi *smi)
90{
91 int ret;
92
93 ret = clk_prepare_enable(smi->clk_apb);
94 if (ret)
95 return ret;
96
97 ret = clk_prepare_enable(smi->clk_smi);
98 if (ret)
99 goto err_disable_apb;
100
101 ret = clk_prepare_enable(smi->clk_gals0);
102 if (ret)
103 goto err_disable_smi;
104
105 ret = clk_prepare_enable(smi->clk_gals1);
106 if (ret)
107 goto err_disable_gals0;
108
109 return 0;
110
111err_disable_gals0:
112 clk_disable_unprepare(smi->clk_gals0);
113err_disable_smi:
114 clk_disable_unprepare(smi->clk_smi);
115err_disable_apb:
116 clk_disable_unprepare(smi->clk_apb);
117 return ret;
118}
119
120static void mtk_smi_clk_disable(const struct mtk_smi *smi)
121{
122 clk_disable_unprepare(smi->clk_gals1);
123 clk_disable_unprepare(smi->clk_gals0);
124 clk_disable_unprepare(smi->clk_smi);
125 clk_disable_unprepare(smi->clk_apb);
126}
127
128int mtk_smi_larb_get(struct device *larbdev)
129{
130 int ret = pm_runtime_get_sync(larbdev);
131
132 return (ret < 0) ? ret : 0;
133}
134EXPORT_SYMBOL_GPL(mtk_smi_larb_get);
135
136void mtk_smi_larb_put(struct device *larbdev)
137{
138 pm_runtime_put_sync(larbdev);
139}
140EXPORT_SYMBOL_GPL(mtk_smi_larb_put);
141
142static int
143mtk_smi_larb_bind(struct device *dev, struct device *master, void *data)
144{
145 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
146 struct mtk_smi_larb_iommu *larb_mmu = data;
147 unsigned int i;
148
149 for (i = 0; i < MTK_LARB_NR_MAX; i++) {
150 if (dev == larb_mmu[i].dev) {
151 larb->larbid = i;
152 larb->mmu = &larb_mmu[i].mmu;
153 return 0;
154 }
155 }
156 return -ENODEV;
157}
158
159static void mtk_smi_larb_config_port_gen2_general(struct device *dev)
160{
161 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
162 u32 reg;
163 int i;
164
165 if (BIT(larb->larbid) & larb->larb_gen->larb_direct_to_common_mask)
166 return;
167
168 for_each_set_bit(i, (unsigned long *)larb->mmu, 32) {
169 reg = readl_relaxed(larb->base + SMI_LARB_NONSEC_CON(i));
170 reg |= F_MMU_EN;
171 writel(reg, larb->base + SMI_LARB_NONSEC_CON(i));
172 }
173}
174
175static void mtk_smi_larb_config_port_mt8173(struct device *dev)
176{
177 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
178
179 writel(*larb->mmu, larb->base + SMI_LARB_MMU_EN);
180}
181
182static void mtk_smi_larb_config_port_gen1(struct device *dev)
183{
184 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
185 const struct mtk_smi_larb_gen *larb_gen = larb->larb_gen;
186 struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
187 int i, m4u_port_id, larb_port_num;
188 u32 sec_con_val, reg_val;
189
190 m4u_port_id = larb_gen->port_in_larb[larb->larbid];
191 larb_port_num = larb_gen->port_in_larb[larb->larbid + 1]
192 - larb_gen->port_in_larb[larb->larbid];
193
194 for (i = 0; i < larb_port_num; i++, m4u_port_id++) {
195 if (*larb->mmu & BIT(i)) {
196 /* bit[port + 3] controls the virtual or physical */
197 sec_con_val = SMI_SECUR_CON_VAL_VIRT(m4u_port_id);
198 } else {
199 /* do not need to enable m4u for this port */
200 continue;
201 }
202 reg_val = readl(common->smi_ao_base
203 + REG_SMI_SECUR_CON_ADDR(m4u_port_id));
204 reg_val &= SMI_SECUR_CON_VAL_MSK(m4u_port_id);
205 reg_val |= sec_con_val;
206 reg_val |= SMI_SECUR_CON_VAL_DOMAIN(m4u_port_id);
207 writel(reg_val,
208 common->smi_ao_base
209 + REG_SMI_SECUR_CON_ADDR(m4u_port_id));
210 }
211}
212
213static void
214mtk_smi_larb_unbind(struct device *dev, struct device *master, void *data)
215{
216 /* Do nothing as the iommu is always enabled. */
217}
218
219static const struct component_ops mtk_smi_larb_component_ops = {
220 .bind = mtk_smi_larb_bind,
221 .unbind = mtk_smi_larb_unbind,
222};
223
224static const struct mtk_smi_larb_gen mtk_smi_larb_mt8173 = {
225 /* mt8173 do not need the port in larb */
226 .config_port = mtk_smi_larb_config_port_mt8173,
227};
228
229static const struct mtk_smi_larb_gen mtk_smi_larb_mt2701 = {
230 .port_in_larb = {
231 LARB0_PORT_OFFSET, LARB1_PORT_OFFSET,
232 LARB2_PORT_OFFSET, LARB3_PORT_OFFSET
233 },
234 .config_port = mtk_smi_larb_config_port_gen1,
235};
236
237static const struct mtk_smi_larb_gen mtk_smi_larb_mt2712 = {
238 .config_port = mtk_smi_larb_config_port_gen2_general,
239 .larb_direct_to_common_mask = BIT(8) | BIT(9), /* bdpsys */
240};
241
242static const struct mtk_smi_larb_gen mtk_smi_larb_mt6779 = {
243 .config_port = mtk_smi_larb_config_port_gen2_general,
244 .larb_direct_to_common_mask =
245 BIT(4) | BIT(6) | BIT(11) | BIT(12) | BIT(13),
246 /* DUMMY | IPU0 | IPU1 | CCU | MDLA */
247};
248
249static const struct mtk_smi_larb_gen mtk_smi_larb_mt8183 = {
250 .has_gals = true,
251 .config_port = mtk_smi_larb_config_port_gen2_general,
252 .larb_direct_to_common_mask = BIT(2) | BIT(3) | BIT(7),
253 /* IPU0 | IPU1 | CCU */
254};
255
256static const struct of_device_id mtk_smi_larb_of_ids[] = {
257 {
258 .compatible = "mediatek,mt8173-smi-larb",
259 .data = &mtk_smi_larb_mt8173
260 },
261 {
262 .compatible = "mediatek,mt2701-smi-larb",
263 .data = &mtk_smi_larb_mt2701
264 },
265 {
266 .compatible = "mediatek,mt2712-smi-larb",
267 .data = &mtk_smi_larb_mt2712
268 },
269 {
270 .compatible = "mediatek,mt6779-smi-larb",
271 .data = &mtk_smi_larb_mt6779
272 },
273 {
274 .compatible = "mediatek,mt8183-smi-larb",
275 .data = &mtk_smi_larb_mt8183
276 },
277 {}
278};
279
280static int mtk_smi_larb_probe(struct platform_device *pdev)
281{
282 struct mtk_smi_larb *larb;
283 struct resource *res;
284 struct device *dev = &pdev->dev;
285 struct device_node *smi_node;
286 struct platform_device *smi_pdev;
287
288 larb = devm_kzalloc(dev, sizeof(*larb), GFP_KERNEL);
289 if (!larb)
290 return -ENOMEM;
291
292 larb->larb_gen = of_device_get_match_data(dev);
293 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
294 larb->base = devm_ioremap_resource(dev, res);
295 if (IS_ERR(larb->base))
296 return PTR_ERR(larb->base);
297
298 larb->smi.clk_apb = devm_clk_get(dev, "apb");
299 if (IS_ERR(larb->smi.clk_apb))
300 return PTR_ERR(larb->smi.clk_apb);
301
302 larb->smi.clk_smi = devm_clk_get(dev, "smi");
303 if (IS_ERR(larb->smi.clk_smi))
304 return PTR_ERR(larb->smi.clk_smi);
305
306 if (larb->larb_gen->has_gals) {
307 /* The larbs may still haven't gals even if the SoC support.*/
308 larb->smi.clk_gals0 = devm_clk_get(dev, "gals");
309 if (PTR_ERR(larb->smi.clk_gals0) == -ENOENT)
310 larb->smi.clk_gals0 = NULL;
311 else if (IS_ERR(larb->smi.clk_gals0))
312 return PTR_ERR(larb->smi.clk_gals0);
313 }
314 larb->smi.dev = dev;
315
316 smi_node = of_parse_phandle(dev->of_node, "mediatek,smi", 0);
317 if (!smi_node)
318 return -EINVAL;
319
320 smi_pdev = of_find_device_by_node(smi_node);
321 of_node_put(smi_node);
322 if (smi_pdev) {
323 if (!platform_get_drvdata(smi_pdev))
324 return -EPROBE_DEFER;
325 larb->smi_common_dev = &smi_pdev->dev;
326 } else {
327 dev_err(dev, "Failed to get the smi_common device\n");
328 return -EINVAL;
329 }
330
331 pm_runtime_enable(dev);
332 platform_set_drvdata(pdev, larb);
333 return component_add(dev, &mtk_smi_larb_component_ops);
334}
335
336static int mtk_smi_larb_remove(struct platform_device *pdev)
337{
338 pm_runtime_disable(&pdev->dev);
339 component_del(&pdev->dev, &mtk_smi_larb_component_ops);
340 return 0;
341}
342
343static int __maybe_unused mtk_smi_larb_resume(struct device *dev)
344{
345 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
346 const struct mtk_smi_larb_gen *larb_gen = larb->larb_gen;
347 int ret;
348
349 /* Power on smi-common. */
350 ret = pm_runtime_get_sync(larb->smi_common_dev);
351 if (ret < 0) {
352 dev_err(dev, "Failed to pm get for smi-common(%d).\n", ret);
353 return ret;
354 }
355
356 ret = mtk_smi_clk_enable(&larb->smi);
357 if (ret < 0) {
358 dev_err(dev, "Failed to enable clock(%d).\n", ret);
359 pm_runtime_put_sync(larb->smi_common_dev);
360 return ret;
361 }
362
363 /* Configure the basic setting for this larb */
364 larb_gen->config_port(dev);
365
366 return 0;
367}
368
369static int __maybe_unused mtk_smi_larb_suspend(struct device *dev)
370{
371 struct mtk_smi_larb *larb = dev_get_drvdata(dev);
372
373 mtk_smi_clk_disable(&larb->smi);
374 pm_runtime_put_sync(larb->smi_common_dev);
375 return 0;
376}
377
378static const struct dev_pm_ops smi_larb_pm_ops = {
379 SET_RUNTIME_PM_OPS(mtk_smi_larb_suspend, mtk_smi_larb_resume, NULL)
380 SET_LATE_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
381 pm_runtime_force_resume)
382};
383
384static struct platform_driver mtk_smi_larb_driver = {
385 .probe = mtk_smi_larb_probe,
386 .remove = mtk_smi_larb_remove,
387 .driver = {
388 .name = "mtk-smi-larb",
389 .of_match_table = mtk_smi_larb_of_ids,
390 .pm = &smi_larb_pm_ops,
391 }
392};
393
394static const struct mtk_smi_common_plat mtk_smi_common_gen1 = {
395 .gen = MTK_SMI_GEN1,
396};
397
398static const struct mtk_smi_common_plat mtk_smi_common_gen2 = {
399 .gen = MTK_SMI_GEN2,
400};
401
402static const struct mtk_smi_common_plat mtk_smi_common_mt6779 = {
403 .gen = MTK_SMI_GEN2,
404 .has_gals = true,
405 .bus_sel = F_MMU1_LARB(1) | F_MMU1_LARB(2) | F_MMU1_LARB(4) |
406 F_MMU1_LARB(5) | F_MMU1_LARB(6) | F_MMU1_LARB(7),
407};
408
409static const struct mtk_smi_common_plat mtk_smi_common_mt8183 = {
410 .gen = MTK_SMI_GEN2,
411 .has_gals = true,
412 .bus_sel = F_MMU1_LARB(1) | F_MMU1_LARB(2) | F_MMU1_LARB(5) |
413 F_MMU1_LARB(7),
414};
415
416static const struct of_device_id mtk_smi_common_of_ids[] = {
417 {
418 .compatible = "mediatek,mt8173-smi-common",
419 .data = &mtk_smi_common_gen2,
420 },
421 {
422 .compatible = "mediatek,mt2701-smi-common",
423 .data = &mtk_smi_common_gen1,
424 },
425 {
426 .compatible = "mediatek,mt2712-smi-common",
427 .data = &mtk_smi_common_gen2,
428 },
429 {
430 .compatible = "mediatek,mt6779-smi-common",
431 .data = &mtk_smi_common_mt6779,
432 },
433 {
434 .compatible = "mediatek,mt8183-smi-common",
435 .data = &mtk_smi_common_mt8183,
436 },
437 {}
438};
439
440static int mtk_smi_common_probe(struct platform_device *pdev)
441{
442 struct device *dev = &pdev->dev;
443 struct mtk_smi *common;
444 struct resource *res;
445 int ret;
446
447 common = devm_kzalloc(dev, sizeof(*common), GFP_KERNEL);
448 if (!common)
449 return -ENOMEM;
450 common->dev = dev;
451 common->plat = of_device_get_match_data(dev);
452
453 common->clk_apb = devm_clk_get(dev, "apb");
454 if (IS_ERR(common->clk_apb))
455 return PTR_ERR(common->clk_apb);
456
457 common->clk_smi = devm_clk_get(dev, "smi");
458 if (IS_ERR(common->clk_smi))
459 return PTR_ERR(common->clk_smi);
460
461 if (common->plat->has_gals) {
462 common->clk_gals0 = devm_clk_get(dev, "gals0");
463 if (IS_ERR(common->clk_gals0))
464 return PTR_ERR(common->clk_gals0);
465
466 common->clk_gals1 = devm_clk_get(dev, "gals1");
467 if (IS_ERR(common->clk_gals1))
468 return PTR_ERR(common->clk_gals1);
469 }
470
471 /*
472 * for mtk smi gen 1, we need to get the ao(always on) base to config
473 * m4u port, and we need to enable the aync clock for transform the smi
474 * clock into emi clock domain, but for mtk smi gen2, there's no smi ao
475 * base.
476 */
477 if (common->plat->gen == MTK_SMI_GEN1) {
478 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
479 common->smi_ao_base = devm_ioremap_resource(dev, res);
480 if (IS_ERR(common->smi_ao_base))
481 return PTR_ERR(common->smi_ao_base);
482
483 common->clk_async = devm_clk_get(dev, "async");
484 if (IS_ERR(common->clk_async))
485 return PTR_ERR(common->clk_async);
486
487 ret = clk_prepare_enable(common->clk_async);
488 if (ret)
489 return ret;
490 } else {
491 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
492 common->base = devm_ioremap_resource(dev, res);
493 if (IS_ERR(common->base))
494 return PTR_ERR(common->base);
495 }
496 pm_runtime_enable(dev);
497 platform_set_drvdata(pdev, common);
498 return 0;
499}
500
501static int mtk_smi_common_remove(struct platform_device *pdev)
502{
503 pm_runtime_disable(&pdev->dev);
504 return 0;
505}
506
507static int __maybe_unused mtk_smi_common_resume(struct device *dev)
508{
509 struct mtk_smi *common = dev_get_drvdata(dev);
510 u32 bus_sel = common->plat->bus_sel;
511 int ret;
512
513 ret = mtk_smi_clk_enable(common);
514 if (ret) {
515 dev_err(common->dev, "Failed to enable clock(%d).\n", ret);
516 return ret;
517 }
518
519 if (common->plat->gen == MTK_SMI_GEN2 && bus_sel)
520 writel(bus_sel, common->base + SMI_BUS_SEL);
521 return 0;
522}
523
524static int __maybe_unused mtk_smi_common_suspend(struct device *dev)
525{
526 struct mtk_smi *common = dev_get_drvdata(dev);
527
528 mtk_smi_clk_disable(common);
529 return 0;
530}
531
532static const struct dev_pm_ops smi_common_pm_ops = {
533 SET_RUNTIME_PM_OPS(mtk_smi_common_suspend, mtk_smi_common_resume, NULL)
534 SET_LATE_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
535 pm_runtime_force_resume)
536};
537
538static struct platform_driver mtk_smi_common_driver = {
539 .probe = mtk_smi_common_probe,
540 .remove = mtk_smi_common_remove,
541 .driver = {
542 .name = "mtk-smi-common",
543 .of_match_table = mtk_smi_common_of_ids,
544 .pm = &smi_common_pm_ops,
545 }
546};
547
548static int __init mtk_smi_init(void)
549{
550 int ret;
551
552 ret = platform_driver_register(&mtk_smi_common_driver);
553 if (ret != 0) {
554 pr_err("Failed to register SMI driver\n");
555 return ret;
556 }
557
558 ret = platform_driver_register(&mtk_smi_larb_driver);
559 if (ret != 0) {
560 pr_err("Failed to register SMI-LARB driver\n");
561 goto err_unreg_smi;
562 }
563 return ret;
564
565err_unreg_smi:
566 platform_driver_unregister(&mtk_smi_common_driver);
567 return ret;
568}
569
570module_init(mtk_smi_init);