Linux Audio

Check our new training course

Loading...
v4.17
  1// SPDX-License-Identifier: GPL-2.0
  2/*
  3 * Hardkernel's Exynos4412 based ODROID-U3 board device tree source
  4 *
  5 * Copyright (c) 2014 Marek Szyprowski <m.szyprowski@samsung.com>
  6 *
  7 * Device tree source file for Hardkernel's ODROID-U3 board which is based
  8 * on Samsung's Exynos4412 SoC.
  9 */
 10
 11/dts-v1/;
 12#include "exynos4412-odroid-common.dtsi"
 13#include "exynos4412-prime.dtsi"
 14
 15/ {
 16	model = "Hardkernel ODROID-U3 board based on Exynos4412";
 17	compatible = "hardkernel,odroid-u3", "samsung,exynos4412", "samsung,exynos4";
 18
 19	memory@40000000 {
 20		device_type = "memory";
 21		reg = <0x40000000 0x7FF00000>;
 22	};
 23
 24	leds {
 25		compatible = "gpio-leds";
 26		led1 {
 27			label = "led1:heart";
 28			gpios = <&gpc1 0 GPIO_ACTIVE_LOW>;
 29			default-state = "on";
 30			linux,default-trigger = "heartbeat";
 31		};
 32	};
 33
 34	fan0: pwm-fan {
 35		compatible = "pwm-fan";
 36		pwms = <&pwm 0 10000 0>;
 37		cooling-min-state = <0>;
 38		cooling-max-state = <3>;
 39		#cooling-cells = <2>;
 40		cooling-levels = <0 102 170 230>;
 41	};
 42
 43	thermal-zones {
 44		cpu_thermal: cpu-thermal {
 45			cooling-maps {
 46				map0 {
 47				     trip = <&cpu_alert1>;
 48				     cooling-device = <&cpu0 9 9>;
 
 
 49				};
 50				map1 {
 51				     trip = <&cpu_alert2>;
 52				     cooling-device = <&cpu0 15 15>;
 
 
 
 
 53				};
 54				map2 {
 55				     trip = <&cpu_alert0>;
 56				     cooling-device = <&fan0 0 1>;
 57				};
 58				map3 {
 59				     trip = <&cpu_alert1>;
 60				     cooling-device = <&fan0 1 2>;
 61				};
 62				map4 {
 63				     trip = <&cpu_alert2>;
 64				     cooling-device = <&fan0 2 3>;
 65				};
 66			};
 67		};
 68	};
 69};
 70
 
 
 
 
 
 71/* Supply for LAN9730/SMSC95xx */
 72&buck8_reg {
 73	regulator-name = "BUCK8_P3V3";
 74	regulator-min-microvolt = <3300000>;
 75	regulator-max-microvolt = <3300000>;
 76};
 77
 78&hdmicec {
 79	needs-hpd;
 80};
 81
 82/* VDDQ for MSHC (eMMC card) */
 83&ldo22_reg {
 84	regulator-name = "LDO22_VDDQ_MMC4_2.8V";
 85	regulator-min-microvolt = <2800000>;
 86	regulator-max-microvolt = <2800000>;
 87};
 88
 89&mshc_0 {
 90	vqmmc-supply = <&ldo22_reg>;
 91};
 92
 93&pwm {
 94	pinctrl-0 = <&pwm0_out>;
 95	pinctrl-names = "default";
 96	samsung,pwm-outputs = <0>;
 97	status = "okay";
 98};
 99
100&usb3503 {
101	clock-names = "refclk";
102	clocks = <&pmu_system_controller 0>;
103	refclk-frequency = <24000000>;
104};
105
106&ehci {
107	port@1 {
108		status = "okay";
109	};
110	port@2 {
111		status = "okay";
112	};
113};
114
115&sound {
116	simple-audio-card,name = "Odroid-U3";
117	simple-audio-card,widgets =
118		"Headphone", "Headphone Jack",
119		"Speakers", "Speakers";
120	simple-audio-card,routing =
121		"Headphone Jack", "HPL",
122		"Headphone Jack", "HPR",
123		"Headphone Jack", "MICBIAS",
124		"IN1", "Headphone Jack",
125		"Speakers", "SPKL",
126		"Speakers", "SPKR";
127};
128
129&spi_1 {
130	pinctrl-names = "default";
131	pinctrl-0 = <&spi1_bus>;
132	cs-gpios = <&gpb 5 GPIO_ACTIVE_HIGH>;
133	status = "okay";
134};
v5.9
  1// SPDX-License-Identifier: GPL-2.0
  2/*
  3 * Hardkernel's Exynos4412 based ODROID-U3 board device tree source
  4 *
  5 * Copyright (c) 2014 Marek Szyprowski <m.szyprowski@samsung.com>
  6 *
  7 * Device tree source file for Hardkernel's ODROID-U3 board which is based
  8 * on Samsung's Exynos4412 SoC.
  9 */
 10
 11/dts-v1/;
 12#include "exynos4412-odroid-common.dtsi"
 13#include "exynos4412-prime.dtsi"
 14
 15/ {
 16	model = "Hardkernel ODROID-U3 board based on Exynos4412";
 17	compatible = "hardkernel,odroid-u3", "samsung,exynos4412", "samsung,exynos4";
 18
 19	memory@40000000 {
 20		device_type = "memory";
 21		reg = <0x40000000 0x7FF00000>;
 22	};
 23
 24	leds {
 25		compatible = "gpio-leds";
 26		led1 {
 27			label = "led1:heart";
 28			gpios = <&gpc1 0 GPIO_ACTIVE_LOW>;
 29			default-state = "on";
 30			linux,default-trigger = "heartbeat";
 31		};
 32	};
 33
 34	fan0: pwm-fan {
 35		compatible = "pwm-fan";
 36		pwms = <&pwm 0 10000 0>;
 
 
 37		#cooling-cells = <2>;
 38		cooling-levels = <0 102 170 230>;
 39	};
 40
 41	thermal-zones {
 42		cpu_thermal: cpu-thermal {
 43			cooling-maps {
 44				map0 {
 45				     trip = <&cpu_alert1>;
 46				     cooling-device = <&cpu0 9 9>, <&cpu1 9 9>,
 47						      <&cpu2 9 9>, <&cpu3 9 9>,
 48						      <&fan0 1 2>;
 49				};
 50				map1 {
 51				     trip = <&cpu_alert2>;
 52				     cooling-device = <&cpu0 15 15>,
 53						      <&cpu1 15 15>,
 54						      <&cpu2 15 15>,
 55						      <&cpu3 15 15>,
 56						      <&fan0 2 3>;
 57				};
 58				map2 {
 59				     trip = <&cpu_alert0>;
 60				     cooling-device = <&fan0 0 1>;
 61				};
 
 
 
 
 
 
 
 
 62			};
 63		};
 64	};
 65};
 66
 67&adc {
 68	vdd-supply = <&ldo10_reg>;
 69	/* Nothing connected to ADC inputs, keep it disabled */
 70};
 71
 72/* Supply for LAN9730/SMSC95xx */
 73&buck8_reg {
 74	regulator-name = "BUCK8_P3V3";
 75	regulator-min-microvolt = <3300000>;
 76	regulator-max-microvolt = <3300000>;
 77};
 78
 79&hdmicec {
 80	needs-hpd;
 81};
 82
 83/* VDDQ for MSHC (eMMC card) */
 84&ldo22_reg {
 85	regulator-name = "LDO22_VDDQ_MMC4_2.8V";
 86	regulator-min-microvolt = <2800000>;
 87	regulator-max-microvolt = <2800000>;
 88};
 89
 90&mshc_0 {
 91	vqmmc-supply = <&ldo22_reg>;
 92};
 93
 94&pwm {
 95	pinctrl-0 = <&pwm0_out>;
 96	pinctrl-names = "default";
 97	samsung,pwm-outputs = <0>;
 98	status = "okay";
 99};
100
101&usb3503 {
102	clock-names = "refclk";
103	clocks = <&pmu_system_controller 0>;
104	refclk-frequency = <24000000>;
105};
106
107&ehci {
108	phys = <&exynos_usbphy 2>, <&exynos_usbphy 3>;
109	phy-names = "hsic0", "hsic1";
 
 
 
 
110};
111
112&sound {
113	model = "Odroid-U3";
114	samsung,audio-widgets =
115		"Headphone", "Headphone Jack",
116		"Speakers", "Speakers";
117	samsung,audio-routing =
118		"Headphone Jack", "HPL",
119		"Headphone Jack", "HPR",
120		"Headphone Jack", "MICBIAS",
121		"IN1", "Headphone Jack",
122		"Speakers", "SPKL",
123		"Speakers", "SPKR";
124};
125
126&spi_1 {
127	pinctrl-names = "default";
128	pinctrl-0 = <&spi1_bus>;
129	cs-gpios = <&gpb 5 GPIO_ACTIVE_HIGH>;
130	status = "okay";
131};