Linux Audio

Check our new training course

Linux kernel drivers training

Mar 31-Apr 9, 2025, special US time zones
Register
Loading...
v4.17
 
  1/*
  2 * at91-sama5d2_xplained.dts - Device Tree file for SAMA5D2 Xplained board
  3 *
  4 *  Copyright (C) 2015 Atmel,
  5 *                2015 Nicolas Ferre <nicolas.ferre@atmel.com>
  6 *
  7 * This file is dual-licensed: you can use it either under the terms
  8 * of the GPL or the X11 license, at your option. Note that this dual
  9 * licensing only applies to this file, and not this project as a
 10 * whole.
 11 *
 12 *  a) This file is free software; you can redistribute it and/or
 13 *     modify it under the terms of the GNU General Public License as
 14 *     published by the Free Software Foundation; either version 2 of the
 15 *     License, or (at your option) any later version.
 16 *
 17 *     This file is distributed in the hope that it will be useful,
 18 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 19 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 20 *     GNU General Public License for more details.
 21 *
 22 * Or, alternatively,
 23 *
 24 *  b) Permission is hereby granted, free of charge, to any person
 25 *     obtaining a copy of this software and associated documentation
 26 *     files (the "Software"), to deal in the Software without
 27 *     restriction, including without limitation the rights to use,
 28 *     copy, modify, merge, publish, distribute, sublicense, and/or
 29 *     sell copies of the Software, and to permit persons to whom the
 30 *     Software is furnished to do so, subject to the following
 31 *     conditions:
 32 *
 33 *     The above copyright notice and this permission notice shall be
 34 *     included in all copies or substantial portions of the Software.
 35 *
 36 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 37 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 38 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 39 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 40 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 41 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 42 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 43 *     OTHER DEALINGS IN THE SOFTWARE.
 44 */
 45/dts-v1/;
 46#include "sama5d2.dtsi"
 47#include "sama5d2-pinfunc.h"
 48#include <dt-bindings/mfd/atmel-flexcom.h>
 49#include <dt-bindings/gpio/gpio.h>
 
 50
 51/ {
 52	model = "Atmel SAMA5D2 Xplained";
 53	compatible = "atmel,sama5d2-xplained", "atmel,sama5d2", "atmel,sama5";
 54
 
 
 
 
 
 
 
 55	chosen {
 56		stdout-path = "serial0:115200n8";
 57	};
 58
 59	clocks {
 60		slow_xtal {
 61			clock-frequency = <32768>;
 62		};
 63
 64		main_xtal {
 65			clock-frequency = <12000000>;
 66		};
 67	};
 68
 69	ahb {
 70		usb0: gadget@300000 {
 71			atmel,vbus-gpio = <&pioA PIN_PA31 GPIO_ACTIVE_HIGH>;
 72			pinctrl-names = "default";
 73			pinctrl-0 = <&pinctrl_usba_vbus>;
 74			status = "okay";
 75		};
 76
 77		usb1: ohci@400000 {
 78			num-ports = <3>;
 79			atmel,vbus-gpio = <0 /* &pioA PIN_PB9 GPIO_ACTIVE_HIGH */
 80					   &pioA PIN_PB10 GPIO_ACTIVE_HIGH
 81					   0
 82					  >;
 83			pinctrl-names = "default";
 84			pinctrl-0 = <&pinctrl_usb_default>;
 85			status = "okay";
 86		};
 87
 88		usb2: ehci@500000 {
 89			status = "okay";
 90		};
 91
 92		sdmmc0: sdio-host@a0000000 {
 93			bus-width = <8>;
 94			pinctrl-names = "default";
 95			pinctrl-0 = <&pinctrl_sdmmc0_default>;
 96			non-removable;
 97			mmc-ddr-1_8v;
 98			status = "okay";
 99		};
100
101		sdmmc1: sdio-host@b0000000 {
102			bus-width = <4>;
103			pinctrl-names = "default";
104			pinctrl-0 = <&pinctrl_sdmmc1_default>;
105			status = "okay"; /* conflict with qspi0 */
106			vqmmc-supply = <&vdd_3v3_reg>;
107			vmmc-supply = <&vdd_3v3_reg>;
108		};
109
110		apb {
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
111			spi0: spi@f8000000 {
112				pinctrl-names = "default";
113				pinctrl-0 = <&pinctrl_spi0_default>;
114				status = "okay";
115
116				m25p80@0 {
117					compatible = "atmel,at25df321a";
118					reg = <0>;
119					spi-max-frequency = <50000000>;
120				};
121			};
122
123			macb0: ethernet@f8008000 {
124				pinctrl-names = "default";
125				pinctrl-0 = <&pinctrl_macb0_default &pinctrl_macb0_phy_irq>;
126				phy-mode = "rmii";
127				status = "okay";
128
129				ethernet-phy@1 {
130					reg = <0x1>;
131					interrupt-parent = <&pioA>;
132					interrupts = <PIN_PC9 IRQ_TYPE_LEVEL_LOW>;
133				};
134			};
135
136			tcb0: timer@f800c000 {
137				timer0: timer@0 {
138					compatible = "atmel,tcb-timer";
139					reg = <0>;
140				};
141
142				timer1: timer@1 {
143					compatible = "atmel,tcb-timer";
144					reg = <1>;
145				};
146			};
147
148			pdmic@f8018000 {
149				pinctrl-names = "default";
150				pinctrl-0 = <&pinctrl_pdmic_default>;
151				atmel,model = "PDMIC @ sama5d2_xplained";
152				atmel,mic-min-freq = <1000000>;
153				atmel,mic-max-freq = <3246000>;
154				atmel,mic-offset = <0x0>;
155				status = "okay";
156			};
157
158			uart1: serial@f8020000 {
159				pinctrl-names = "default";
160				pinctrl-0 = <&pinctrl_uart1_default>;
161				atmel,use-dma-rx;
162				atmel,use-dma-tx;
163				status = "okay";
164			};
165
166			i2c0: i2c@f8028000 {
167				dmas = <0>, <0>;
168				pinctrl-names = "default";
169				pinctrl-0 = <&pinctrl_i2c0_default>;
 
 
 
170				i2c-sda-hold-time-ns = <350>;
171				status = "okay";
172
173				pmic@5b {
174					compatible = "active-semi,act8945a";
175					reg = <0x5b>;
176					active-semi,vsel-high;
177					status = "okay";
178
179					regulators {
180						vdd_1v35_reg: REG_DCDC1 {
181							regulator-name = "VDD_1V35";
182							regulator-min-microvolt = <1350000>;
183							regulator-max-microvolt = <1350000>;
 
 
 
184							regulator-always-on;
 
 
 
 
 
 
 
 
185						};
186
187						vdd_1v2_reg: REG_DCDC2 {
188							regulator-name = "VDD_1V2";
189							regulator-min-microvolt = <1100000>;
190							regulator-max-microvolt = <1300000>;
 
 
 
191							regulator-always-on;
 
 
 
 
192						};
193
194						vdd_3v3_reg: REG_DCDC3 {
195							regulator-name = "VDD_3V3";
196							regulator-min-microvolt = <3300000>;
197							regulator-max-microvolt = <3300000>;
 
 
 
198							regulator-always-on;
 
 
 
 
199						};
200
201						vdd_fuse_reg: REG_LDO1 {
202							regulator-name = "VDD_FUSE";
203							regulator-min-microvolt = <2500000>;
204							regulator-max-microvolt = <2500000>;
 
 
 
205							regulator-always-on;
 
 
 
 
206						};
207
208						vdd_3v3_lp_reg: REG_LDO2 {
209							regulator-name = "VDD_3V3_LP";
210							regulator-min-microvolt = <3300000>;
211							regulator-max-microvolt = <3300000>;
 
 
 
212							regulator-always-on;
 
 
 
 
213						};
214
215						vdd_led_reg: REG_LDO3 {
216							regulator-name = "VDD_LED";
217							regulator-min-microvolt = <3300000>;
218							regulator-max-microvolt = <3300000>;
 
 
 
219							regulator-always-on;
 
 
 
 
220						};
221
222						vdd_sdhc_1v8_reg: REG_LDO4 {
223							regulator-name = "VDD_SDHC_1V8";
224							regulator-min-microvolt = <1800000>;
225							regulator-max-microvolt = <1800000>;
 
 
 
226							regulator-always-on;
 
 
 
 
227						};
228					};
229
230					charger {
231						compatible = "active-semi,act8945a-charger";
232						pinctrl-names = "default";
233						pinctrl-0 = <&pinctrl_charger_chglev &pinctrl_charger_lbo &pinctrl_charger_irq>;
234						interrupt-parent = <&pioA>;
235						interrupts = <PIN_PB13 GPIO_ACTIVE_LOW>;
236
237						active-semi,chglev-gpios = <&pioA PIN_PA12 GPIO_ACTIVE_HIGH>;
238						active-semi,lbo-gpios = <&pioA PIN_PC8 GPIO_ACTIVE_LOW>;
239						active-semi,input-voltage-threshold-microvolt = <6600>;
240						active-semi,precondition-timeout = <40>;
241						active-semi,total-timeout = <3>;
242						status = "okay";
243					};
244				};
245			};
246
247			pwm0: pwm@f802c000 {
248				pinctrl-names = "default";
249				pinctrl-0 = <&pinctrl_pwm0_pwm2_default>;
250				status = "disabled"; /* conflict with leds */
251			};
252
253			flx0: flexcom@f8034000 {
254				atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
255				status = "disabled"; /* conflict with ISC_D2 & ISC_D3 data pins */
256
257				uart5: serial@200 {
258					compatible = "atmel,at91sam9260-usart";
259					reg = <0x200 0x200>;
260					interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>;
261					clocks = <&flx0_clk>;
262					clock-names = "usart";
263					pinctrl-names = "default";
264					pinctrl-0 = <&pinctrl_flx0_default>;
265					atmel,fifo-size = <32>;
266					status = "okay";
267				};
 
 
 
 
 
 
 
 
 
 
 
 
 
 
268			};
269
270			shdwc@f8048010 {
271				atmel,shdwc-debouncer = <976>;
272				atmel,wakeup-rtc-timer;
273
274				input@0 {
275					reg = <0>;
276					atmel,wakeup-type = "low";
277				};
278			};
279
280			watchdog@f8048040 {
281				status = "okay";
282			};
283
 
 
 
 
 
 
284			can0: can@f8054000 {
285				pinctrl-names = "default";
286				pinctrl-0 = <&pinctrl_can0_default>;
287				status = "okay";
288			};
289
290			uart3: serial@fc008000 {
291				atmel,use-dma-rx;
292				atmel,use-dma-tx;
293				pinctrl-names = "default";
294				pinctrl-0 = <&pinctrl_uart3_default>;
295				status = "okay";
296			};
297
298			flx4: flexcom@fc018000 {
299				atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
300				status = "okay";
301
302				i2c2: i2c@600 {
303					compatible = "atmel,sama5d2-i2c";
304					reg = <0x600 0x200>;
305					interrupts = <23 IRQ_TYPE_LEVEL_HIGH 7>;
306					dmas = <0>, <0>;
307					dma-names = "tx", "rx";
308					#address-cells = <1>;
309					#size-cells = <0>;
310					clocks = <&flx4_clk>;
311					pinctrl-names = "default";
312					pinctrl-0 = <&pinctrl_flx4_default>;
313					atmel,fifo-size = <16>;
 
 
 
 
 
314					status = "okay";
315				};
316			};
317
318			i2c1: i2c@fc028000 {
319				dmas = <0>, <0>;
320				pinctrl-names = "default";
321				pinctrl-0 = <&pinctrl_i2c1_default>;
 
 
 
 
 
 
322				status = "okay";
323
324				at24@54 {
325					compatible = "atmel,24c02";
326					reg = <0x54>;
327					pagesize = <16>;
328				};
329			};
330
331			adc: adc@fc030000 {
332				vddana-supply = <&vdd_3v3_lp_reg>;
333				vref-supply = <&vdd_3v3_lp_reg>;
334				pinctrl-names = "default";
335				pinctrl-0 = <&pinctrl_adc_default &pinctrl_adtrg_default>;
336				status = "okay";
337			};
338
339			pinctrl@fc038000 {
340				/*
341				 * There is no real pinmux for ADC, if the pin
342				 * is not requested by another peripheral then
343				 * the muxing is done when channel is enabled.
344				 * Requesting pins for ADC is GPIO is
345				 * encouraged to prevent conflicts and to
346				 * disable bias in order to be in the same
347				 * state when the pin is not muxed to the adc.
348				 */
349				pinctrl_adc_default: adc_default {
350					pinmux = <PIN_PD23__GPIO>;
351					bias-disable;
352				};
353
354				pinctrl_can0_default: can0_default {
355					pinmux = <PIN_PC10__CANTX0>,
356						 <PIN_PC11__CANRX0>;
357					bias-disable;
358				};
359
360				pinctrl_can1_default: can1_default {
361					pinmux = <PIN_PC26__CANTX1>,
362						 <PIN_PC27__CANRX1>;
363					bias-disable;
364				};
365
366				/*
367				 * The ADTRG pin can work on any edge type.
368				 * In here it's being pulled up, so need to
369				 * connect it to ground to get an edge e.g.
370				 * Trigger can be configured on falling, rise
371				 * or any edge, and the pull-up can be changed
372				 * to pull-down or left floating according to
373				 * needs.
374				 */
375				pinctrl_adtrg_default: adtrg_default {
376					pinmux = <PIN_PD31__ADTRG>;
377					bias-pull-up;
378				};
379
380				pinctrl_charger_chglev: charger_chglev {
381					pinmux = <PIN_PA12__GPIO>;
382					bias-disable;
383				};
384
385				pinctrl_charger_irq: charger_irq {
386					pinmux = <PIN_PB13__GPIO>;
387					bias-disable;
388				};
389
390				pinctrl_charger_lbo: charger_lbo {
391					pinmux = <PIN_PC8__GPIO>;
392					bias-pull-up;
393				};
394
395				pinctrl_classd_default: classd_default {
396					pinmux = <PIN_PB1__CLASSD_R0>,
397						 <PIN_PB2__CLASSD_R1>,
398						 <PIN_PB3__CLASSD_R2>,
399						 <PIN_PB4__CLASSD_R3>;
400					bias-pull-up;
401				};
402
 
 
 
 
 
 
403				pinctrl_flx0_default: flx0_default {
404					pinmux = <PIN_PB28__FLEXCOM0_IO0>,
405						 <PIN_PB29__FLEXCOM0_IO1>;
406					bias-disable;
407				};
408
409				pinctrl_flx4_default: flx4_default {
410					pinmux = <PIN_PD12__FLEXCOM4_IO0>,
411						 <PIN_PD13__FLEXCOM4_IO1>;
412					bias-disable;
413				};
414
 
 
 
 
 
 
415				pinctrl_i2c0_default: i2c0_default {
416					pinmux = <PIN_PD21__TWD0>,
417						 <PIN_PD22__TWCK0>;
418					bias-disable;
419				};
420
 
 
 
 
 
 
421				pinctrl_i2c1_default: i2c1_default {
422					pinmux = <PIN_PD4__TWD1>,
423						 <PIN_PD5__TWCK1>;
424					bias-disable;
425				};
426
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
427				pinctrl_key_gpio_default: key_gpio_default {
428					pinmux = <PIN_PB9__GPIO>;
429					bias-pull-up;
430				};
431
432				pinctrl_led_gpio_default: led_gpio_default {
433					pinmux = <PIN_PB0__GPIO>,
434						 <PIN_PB5__GPIO>,
435						 <PIN_PB6__GPIO>;
436					bias-pull-up;
437				};
438
439				pinctrl_macb0_default: macb0_default {
440					pinmux = <PIN_PB14__GTXCK>,
441						 <PIN_PB15__GTXEN>,
442						 <PIN_PB16__GRXDV>,
443						 <PIN_PB17__GRXER>,
444						 <PIN_PB18__GRX0>,
445						 <PIN_PB19__GRX1>,
446						 <PIN_PB20__GTX0>,
447						 <PIN_PB21__GTX1>,
448						 <PIN_PB22__GMDC>,
449						 <PIN_PB23__GMDIO>;
450					bias-disable;
451				};
452
453				pinctrl_macb0_phy_irq: macb0_phy_irq {
454					pinmux = <PIN_PC9__GPIO>;
455					bias-disable;
456				};
457
458				pinctrl_pdmic_default: pdmic_default {
459					pinmux = <PIN_PB26__PDMIC_DAT>,
460						<PIN_PB27__PDMIC_CLK>;
461					bias-disable;
 
 
 
 
 
 
 
 
 
 
462				};
463
464				pinctrl_sdmmc0_default: sdmmc0_default {
465					cmd_data {
466						pinmux = <PIN_PA1__SDMMC0_CMD>,
467							 <PIN_PA2__SDMMC0_DAT0>,
468							 <PIN_PA3__SDMMC0_DAT1>,
469							 <PIN_PA4__SDMMC0_DAT2>,
470							 <PIN_PA5__SDMMC0_DAT3>,
471							 <PIN_PA6__SDMMC0_DAT4>,
472							 <PIN_PA7__SDMMC0_DAT5>,
473							 <PIN_PA8__SDMMC0_DAT6>,
474							 <PIN_PA9__SDMMC0_DAT7>;
475						bias-disable;
476					};
477
478					ck_cd_rstn_vddsel {
479						pinmux = <PIN_PA0__SDMMC0_CK>,
480							 <PIN_PA10__SDMMC0_RSTN>,
481							 <PIN_PA11__SDMMC0_VDDSEL>,
482							 <PIN_PA13__SDMMC0_CD>;
483						bias-disable;
484					};
485				};
486
487				pinctrl_sdmmc1_default: sdmmc1_default {
488					cmd_data {
489						pinmux = <PIN_PA28__SDMMC1_CMD>,
490							 <PIN_PA18__SDMMC1_DAT0>,
491							 <PIN_PA19__SDMMC1_DAT1>,
492							 <PIN_PA20__SDMMC1_DAT2>,
493							 <PIN_PA21__SDMMC1_DAT3>;
494						bias-disable;
495					};
496
497					conf-ck_cd {
498						pinmux = <PIN_PA22__SDMMC1_CK>,
499							 <PIN_PA30__SDMMC1_CD>;
500						bias-disable;
501					};
502				};
503
504				pinctrl_spi0_default: spi0_default {
505					pinmux = <PIN_PA14__SPI0_SPCK>,
506						 <PIN_PA15__SPI0_MOSI>,
507						 <PIN_PA16__SPI0_MISO>,
508						 <PIN_PA17__SPI0_NPCS0>;
509					bias-disable;
510				};
511
512				pinctrl_uart1_default: uart1_default {
513					pinmux = <PIN_PD2__URXD1>,
514						 <PIN_PD3__UTXD1>;
515					bias-disable;
516				};
517
518				pinctrl_uart3_default: uart3_default {
519					pinmux = <PIN_PB11__URXD3>,
520						 <PIN_PB12__UTXD3>;
521					bias-disable;
522				};
523
524				pinctrl_usb_default: usb_default {
525					pinmux = <PIN_PB10__GPIO>;
526					bias-disable;
527				};
528
529				pinctrl_usba_vbus: usba_vbus {
530					pinmux = <PIN_PA31__GPIO>;
531					bias-disable;
532				};
533
534				pinctrl_pwm0_pwm2_default: pwm0_pwm2_default {
535					pinmux = <PIN_PB5__PWMH2>,
536						 <PIN_PB6__PWML2>;
537					bias-pull-up;
538				};
539			};
540
541			classd: classd@fc048000 {
542				pinctrl-names = "default";
543				pinctrl-0 = <&pinctrl_classd_default>;
544				atmel,pwm-type = "diff";
545				atmel,non-overlap-time = <10>;
546				status = "okay";
 
 
 
 
 
 
547			};
548
549			can1: can@fc050000 {
550				pinctrl-names = "default";
551				pinctrl-0 = <&pinctrl_can1_default>;
552				status = "okay";
553			};
554		};
555	};
556
557	gpio_keys {
558		compatible = "gpio-keys";
559
560		pinctrl-names = "default";
561		pinctrl-0 = <&pinctrl_key_gpio_default>;
562
563		bp1 {
564			label = "PB_USER";
565			gpios = <&pioA PIN_PB9 GPIO_ACTIVE_LOW>;
566			linux,code = <0x104>;
567			wakeup-source;
568		};
569	};
570
571	leds {
572		compatible = "gpio-leds";
573		pinctrl-names = "default";
574		pinctrl-0 = <&pinctrl_led_gpio_default>;
575		status = "okay"; /* conflict with pwm0 */
576
577		red {
578			label = "red";
579			gpios = <&pioA PIN_PB6 GPIO_ACTIVE_LOW>;
580		};
581
582
583		green {
584			label = "green";
585			gpios = <&pioA PIN_PB5 GPIO_ACTIVE_LOW>;
586		};
587
588		blue {
589			label = "blue";
590			gpios = <&pioA PIN_PB0 GPIO_ACTIVE_LOW>;
591			linux,default-trigger = "heartbeat";
592		};
593	};
594};
v5.9
  1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2/*
  3 * at91-sama5d2_xplained.dts - Device Tree file for SAMA5D2 Xplained board
  4 *
  5 *  Copyright (C) 2015 Atmel,
  6 *                2015 Nicolas Ferre <nicolas.ferre@atmel.com>
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  7 */
  8/dts-v1/;
  9#include "sama5d2.dtsi"
 10#include "sama5d2-pinfunc.h"
 11#include <dt-bindings/mfd/atmel-flexcom.h>
 12#include <dt-bindings/gpio/gpio.h>
 13#include <dt-bindings/regulator/active-semi,8945a-regulator.h>
 14
 15/ {
 16	model = "Atmel SAMA5D2 Xplained";
 17	compatible = "atmel,sama5d2-xplained", "atmel,sama5d2", "atmel,sama5";
 18
 19	aliases {
 20		serial0 = &uart1;	/* DBGU */
 21		i2c0 = &i2c0;
 22		i2c1 = &i2c1;
 23		i2c2 = &i2c2;		/* XPRO EXT2 */
 24	};
 25
 26	chosen {
 27		stdout-path = "serial0:115200n8";
 28	};
 29
 30	clocks {
 31		slow_xtal {
 32			clock-frequency = <32768>;
 33		};
 34
 35		main_xtal {
 36			clock-frequency = <12000000>;
 37		};
 38	};
 39
 40	ahb {
 41		usb0: gadget@300000 {
 42			atmel,vbus-gpio = <&pioA PIN_PA31 GPIO_ACTIVE_HIGH>;
 43			pinctrl-names = "default";
 44			pinctrl-0 = <&pinctrl_usba_vbus>;
 45			status = "okay";
 46		};
 47
 48		usb1: ohci@400000 {
 49			num-ports = <3>;
 50			atmel,vbus-gpio = <0 /* &pioA PIN_PB9 GPIO_ACTIVE_HIGH */
 51					   &pioA PIN_PB10 GPIO_ACTIVE_HIGH
 52					   0
 53					  >;
 54			pinctrl-names = "default";
 55			pinctrl-0 = <&pinctrl_usb_default>;
 56			status = "okay";
 57		};
 58
 59		usb2: ehci@500000 {
 60			status = "okay";
 61		};
 62
 63		sdmmc0: sdio-host@a0000000 {
 64			bus-width = <8>;
 65			pinctrl-names = "default";
 66			pinctrl-0 = <&pinctrl_sdmmc0_default>;
 67			non-removable;
 68			mmc-ddr-1_8v;
 69			status = "okay";
 70		};
 71
 72		sdmmc1: sdio-host@b0000000 {
 73			bus-width = <4>;
 74			pinctrl-names = "default";
 75			pinctrl-0 = <&pinctrl_sdmmc1_default>;
 76			status = "okay"; /* conflict with qspi0 */
 77			vqmmc-supply = <&vdd_3v3_reg>;
 78			vmmc-supply = <&vdd_3v3_reg>;
 79		};
 80
 81		apb {
 82			qspi0: spi@f0020000 {
 83				pinctrl-names = "default";
 84				pinctrl-0 = <&pinctrl_qspi0_default>;
 85				status = "disabled"; /* conflict with sdmmc1 */
 86
 87				flash@0 {
 88					#address-cells = <1>;
 89					#size-cells = <1>;
 90					compatible = "jedec,spi-nor";
 91					reg = <0>;
 92					spi-max-frequency = <80000000>;
 93					spi-tx-bus-width = <4>;
 94					spi-rx-bus-width = <4>;
 95					m25p,fast-read;
 96
 97					at91bootstrap@00000000 {
 98						label = "at91bootstrap";
 99						reg = <0x00000000 0x00040000>;
100					};
101
102					bootloader@00040000 {
103						label = "bootloader";
104						reg = <0x00040000 0x000c0000>;
105					};
106
107					bootloaderenvred@00100000 {
108						label = "bootloader env redundant";
109						reg = <0x00100000 0x00040000>;
110					};
111
112					bootloaderenv@00140000 {
113						label = "bootloader env";
114						reg = <0x00140000 0x00040000>;
115					};
116
117					dtb@00180000 {
118						label = "device tree";
119						reg = <0x00180000 0x00080000>;
120					};
121
122					kernel@00200000 {
123						label = "kernel";
124						reg = <0x00200000 0x00600000>;
125					};
126
127					misc@00800000 {
128						label = "misc";
129						reg = <0x00800000 0x00000000>;
130					};
131				};
132			};
133
134			spi0: spi@f8000000 {
135				pinctrl-names = "default";
136				pinctrl-0 = <&pinctrl_spi0_default>;
137				status = "okay";
138
139				m25p80@0 {
140					compatible = "atmel,at25df321a";
141					reg = <0>;
142					spi-max-frequency = <50000000>;
143				};
144			};
145
146			macb0: ethernet@f8008000 {
147				pinctrl-names = "default";
148				pinctrl-0 = <&pinctrl_macb0_default &pinctrl_macb0_phy_irq>;
149				phy-mode = "rmii";
150				status = "okay";
151
152				ethernet-phy@1 {
153					reg = <0x1>;
154					interrupt-parent = <&pioA>;
155					interrupts = <PIN_PC9 IRQ_TYPE_LEVEL_LOW>;
156				};
157			};
158
159			tcb0: timer@f800c000 {
160				timer0: timer@0 {
161					compatible = "atmel,tcb-timer";
162					reg = <0>;
163				};
164
165				timer1: timer@1 {
166					compatible = "atmel,tcb-timer";
167					reg = <1>;
168				};
169			};
170
 
 
 
 
 
 
 
 
 
 
171			uart1: serial@f8020000 {
172				pinctrl-names = "default";
173				pinctrl-0 = <&pinctrl_uart1_default>;
174				atmel,use-dma-rx;
175				atmel,use-dma-tx;
176				status = "okay";
177			};
178
179			i2c0: i2c@f8028000 {
180				dmas = <0>, <0>;
181				pinctrl-names = "default", "gpio";
182				pinctrl-0 = <&pinctrl_i2c0_default>;
183				pinctrl-1 = <&pinctrl_i2c0_gpio>;
184				sda-gpios = <&pioA PIN_PD21 GPIO_ACTIVE_HIGH>;
185				scl-gpios = <&pioA PIN_PD22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
186				i2c-sda-hold-time-ns = <350>;
187				status = "okay";
188
189				pmic@5b {
190					compatible = "active-semi,act8945a";
191					reg = <0x5b>;
192					active-semi,vsel-high;
193					status = "okay";
194
195					regulators {
196						vdd_1v35_reg: REG_DCDC1 {
197							regulator-name = "VDD_1V35";
198							regulator-min-microvolt = <1350000>;
199							regulator-max-microvolt = <1350000>;
200							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_FIXED>,
201										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
202							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_FIXED>;
203							regulator-always-on;
204
205							regulator-state-mem {
206								regulator-on-in-suspend;
207								regulator-suspend-min-microvolt=<1400000>;
208								regulator-suspend-max-microvolt=<1400000>;
209								regulator-changeable-in-suspend;
210								regulator-mode=<ACT8945A_REGULATOR_MODE_LOWPOWER>;
211							};
212						};
213
214						vdd_1v2_reg: REG_DCDC2 {
215							regulator-name = "VDD_1V2";
216							regulator-min-microvolt = <1100000>;
217							regulator-max-microvolt = <1300000>;
218							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_FIXED>,
219										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
220							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_FIXED>;
221							regulator-always-on;
222
223							regulator-state-mem {
224								regulator-off-in-suspend;
225							};
226						};
227
228						vdd_3v3_reg: REG_DCDC3 {
229							regulator-name = "VDD_3V3";
230							regulator-min-microvolt = <3300000>;
231							regulator-max-microvolt = <3300000>;
232							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_FIXED>,
233										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
234							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_FIXED>;
235							regulator-always-on;
236
237							regulator-state-mem {
238								regulator-off-in-suspend;
239							};
240						};
241
242						vdd_fuse_reg: REG_LDO1 {
243							regulator-name = "VDD_FUSE";
244							regulator-min-microvolt = <2500000>;
245							regulator-max-microvolt = <2500000>;
246							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_NORMAL>,
247										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
248							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_NORMAL>;
249							regulator-always-on;
250
251							regulator-state-mem {
252								regulator-off-in-suspend;
253							};
254						};
255
256						vdd_3v3_lp_reg: REG_LDO2 {
257							regulator-name = "VDD_3V3_LP";
258							regulator-min-microvolt = <3300000>;
259							regulator-max-microvolt = <3300000>;
260							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_NORMAL>,
261										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
262							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_NORMAL>;
263							regulator-always-on;
264
265							regulator-state-mem {
266								regulator-off-in-suspend;
267							};
268						};
269
270						vdd_led_reg: REG_LDO3 {
271							regulator-name = "VDD_LED";
272							regulator-min-microvolt = <3300000>;
273							regulator-max-microvolt = <3300000>;
274							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_NORMAL>,
275										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
276							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_NORMAL>;
277							regulator-always-on;
278
279							regulator-state-mem {
280								regulator-off-in-suspend;
281							};
282						};
283
284						vdd_sdhc_1v8_reg: REG_LDO4 {
285							regulator-name = "VDD_SDHC_1V8";
286							regulator-min-microvolt = <1800000>;
287							regulator-max-microvolt = <1800000>;
288							regulator-allowed-modes = <ACT8945A_REGULATOR_MODE_NORMAL>,
289										  <ACT8945A_REGULATOR_MODE_LOWPOWER>;
290							regulator-initial-mode = <ACT8945A_REGULATOR_MODE_NORMAL>;
291							regulator-always-on;
292
293							regulator-state-mem {
294								regulator-off-in-suspend;
295							};
296						};
297					};
298
299					charger {
300						compatible = "active-semi,act8945a-charger";
301						pinctrl-names = "default";
302						pinctrl-0 = <&pinctrl_charger_chglev &pinctrl_charger_lbo &pinctrl_charger_irq>;
303						interrupt-parent = <&pioA>;
304						interrupts = <PIN_PB13 IRQ_TYPE_EDGE_RISING>;
305
306						active-semi,chglev-gpios = <&pioA PIN_PA12 GPIO_ACTIVE_HIGH>;
307						active-semi,lbo-gpios = <&pioA PIN_PC8 GPIO_ACTIVE_LOW>;
308						active-semi,input-voltage-threshold-microvolt = <6600>;
309						active-semi,precondition-timeout = <40>;
310						active-semi,total-timeout = <3>;
311						status = "okay";
312					};
313				};
314			};
315
316			pwm0: pwm@f802c000 {
317				pinctrl-names = "default";
318				pinctrl-0 = <&pinctrl_pwm0_pwm2_default>;
319				status = "disabled"; /* conflict with leds */
320			};
321
322			flx0: flexcom@f8034000 {
323				atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
324				status = "disabled"; /* conflict with ISC_D2 & ISC_D3 data pins */
325
326				uart5: serial@200 {
327					dmas = <0>, <0>;
 
 
 
 
328					pinctrl-names = "default";
329					pinctrl-0 = <&pinctrl_flx0_default>;
 
330					status = "okay";
331				};
332
333				i2c2: i2c@600 {
334					dmas = <0>, <0>;
335					pinctrl-names = "default", "gpio";
336					pinctrl-0 = <&pinctrl_flx0_default>;
337					pinctrl-1 = <&pinctrl_i2c2_gpio>;
338					sda-gpios = <&pioA PIN_PB28 GPIO_ACTIVE_HIGH>;
339					scl-gpios = <&pioA PIN_PB29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
340					i2c-sda-hold-time-ns = <350>;
341					i2c-analog-filter;
342					i2c-digital-filter;
343					i2c-digital-filter-width-ns = <35>;
344					status = "disabled"; /* conflict with ISC_D2 & ISC_D3 data pins */
345				};
346			};
347
348			shdwc@f8048010 {
349				atmel,shdwc-debouncer = <976>;
350				atmel,wakeup-rtc-timer;
351
352				input@0 {
353					reg = <0>;
354					atmel,wakeup-type = "low";
355				};
356			};
357
358			watchdog@f8048040 {
359				status = "okay";
360			};
361
362			i2s0: i2s@f8050000 {
363				pinctrl-names = "default";
364				pinctrl-0 = <&pinctrl_i2s0_default>;
365				status = "disabled"; /* conflict with can0 */
366			};
367
368			can0: can@f8054000 {
369				pinctrl-names = "default";
370				pinctrl-0 = <&pinctrl_can0_default>;
371				status = "okay";
372			};
373
374			uart3: serial@fc008000 {
375				atmel,use-dma-rx;
376				atmel,use-dma-tx;
377				pinctrl-names = "default";
378				pinctrl-0 = <&pinctrl_uart3_default>;
379				status = "okay";
380			};
381
382			flx4: flexcom@fc018000 {
383				atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
384				status = "okay";
385
386				i2c6: i2c@600 {
 
 
 
387					dmas = <0>, <0>;
388					pinctrl-names = "default", "gpio";
 
 
 
 
389					pinctrl-0 = <&pinctrl_flx4_default>;
390					pinctrl-1 = <&pinctrl_flx4_gpio>;
391					sda-gpios = <&pioA PIN_PD12 GPIO_ACTIVE_HIGH>;
392					scl-gpios = <&pioA PIN_PD13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
393					i2c-analog-filter;
394					i2c-digital-filter;
395					i2c-digital-filter-width-ns = <35>;
396					status = "okay";
397				};
398			};
399
400			i2c1: i2c@fc028000 {
401				dmas = <0>, <0>;
402				pinctrl-names = "default", "gpio";
403				pinctrl-0 = <&pinctrl_i2c1_default>;
404				i2c-analog-filter;
405				i2c-digital-filter;
406				i2c-digital-filter-width-ns = <35>;
407				pinctrl-1 = <&pinctrl_i2c1_gpio>;
408				sda-gpios = <&pioA PIN_PD4 GPIO_ACTIVE_HIGH>;
409				scl-gpios = <&pioA PIN_PD5 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
410				status = "okay";
411
412				at24@54 {
413					compatible = "atmel,24c02";
414					reg = <0x54>;
415					pagesize = <16>;
416				};
417			};
418
419			adc: adc@fc030000 {
420				vddana-supply = <&vdd_3v3_lp_reg>;
421				vref-supply = <&vdd_3v3_lp_reg>;
422				pinctrl-names = "default";
423				pinctrl-0 = <&pinctrl_adc_default &pinctrl_adtrg_default>;
424				status = "okay";
425			};
426
427			pinctrl@fc038000 {
428				/*
429				 * There is no real pinmux for ADC, if the pin
430				 * is not requested by another peripheral then
431				 * the muxing is done when channel is enabled.
432				 * Requesting pins for ADC is GPIO is
433				 * encouraged to prevent conflicts and to
434				 * disable bias in order to be in the same
435				 * state when the pin is not muxed to the adc.
436				 */
437				pinctrl_adc_default: adc_default {
438					pinmux = <PIN_PD23__GPIO>;
439					bias-disable;
440				};
441
442				pinctrl_can0_default: can0_default {
443					pinmux = <PIN_PC10__CANTX0>,
444						 <PIN_PC11__CANRX0>;
445					bias-disable;
446				};
447
448				pinctrl_can1_default: can1_default {
449					pinmux = <PIN_PC26__CANTX1>,
450						 <PIN_PC27__CANRX1>;
451					bias-disable;
452				};
453
454				/*
455				 * The ADTRG pin can work on any edge type.
456				 * In here it's being pulled up, so need to
457				 * connect it to ground to get an edge e.g.
458				 * Trigger can be configured on falling, rise
459				 * or any edge, and the pull-up can be changed
460				 * to pull-down or left floating according to
461				 * needs.
462				 */
463				pinctrl_adtrg_default: adtrg_default {
464					pinmux = <PIN_PD31__ADTRG>;
465					bias-pull-up;
466				};
467
468				pinctrl_charger_chglev: charger_chglev {
469					pinmux = <PIN_PA12__GPIO>;
470					bias-disable;
471				};
472
473				pinctrl_charger_irq: charger_irq {
474					pinmux = <PIN_PB13__GPIO>;
475					bias-disable;
476				};
477
478				pinctrl_charger_lbo: charger_lbo {
479					pinmux = <PIN_PC8__GPIO>;
480					bias-pull-up;
481				};
482
483				pinctrl_classd_default_pfets: classd_default_pfets {
484					pinmux = <PIN_PB1__CLASSD_R0>,
485						 <PIN_PB3__CLASSD_R2>;
 
 
486					bias-pull-up;
487				};
488
489				pinctrl_classd_default_nfets: classd_default_nfets {
490					pinmux = <PIN_PB2__CLASSD_R1>,
491						 <PIN_PB4__CLASSD_R3>;
492					bias-pull-down;
493				};
494
495				pinctrl_flx0_default: flx0_default {
496					pinmux = <PIN_PB28__FLEXCOM0_IO0>,
497						 <PIN_PB29__FLEXCOM0_IO1>;
498					bias-disable;
499				};
500
501				pinctrl_flx4_default: flx4_default {
502					pinmux = <PIN_PD12__FLEXCOM4_IO0>,
503						 <PIN_PD13__FLEXCOM4_IO1>;
504					bias-disable;
505				};
506
507				pinctrl_flx4_gpio: flx4_gpio {
508					pinmux = <PIN_PD12__GPIO>,
509						 <PIN_PD13__GPIO>;
510					bias-disable;
511				};
512
513				pinctrl_i2c0_default: i2c0_default {
514					pinmux = <PIN_PD21__TWD0>,
515						 <PIN_PD22__TWCK0>;
516					bias-disable;
517				};
518
519				pinctrl_i2c0_gpio: i2c0_gpio {
520					pinmux = <PIN_PD21__GPIO>,
521						 <PIN_PD22__GPIO>;
522					bias-disable;
523				};
524
525				pinctrl_i2c1_default: i2c1_default {
526					pinmux = <PIN_PD4__TWD1>,
527						 <PIN_PD5__TWCK1>;
528					bias-disable;
529				};
530
531				pinctrl_i2c1_gpio: i2c1_gpio {
532					pinmux = <PIN_PD4__GPIO>,
533						 <PIN_PD5__GPIO>;
534					bias-disable;
535				};
536
537				pinctrl_i2c2_gpio: i2c2_gpio {
538					pinmux = <PIN_PB28__GPIO>,
539						 <PIN_PB29__GPIO>;
540					bias-disable;
541				};
542
543				pinctrl_i2s0_default: i2s0_default {
544					pinmux = <PIN_PC1__I2SC0_CK>,
545						 <PIN_PC2__I2SC0_MCK>,
546						 <PIN_PC3__I2SC0_WS>,
547						 <PIN_PC4__I2SC0_DI0>,
548						 <PIN_PC5__I2SC0_DO0>;
549					bias-disable;
550				};
551
552				pinctrl_i2s1_default: i2s1_default {
553					pinmux = <PIN_PA15__I2SC1_CK>,
554						 <PIN_PA14__I2SC1_MCK>,
555						 <PIN_PA16__I2SC1_WS>,
556						 <PIN_PA17__I2SC1_DI0>,
557						 <PIN_PA18__I2SC1_DO0>;
558					bias-disable;
559				};
560
561				pinctrl_key_gpio_default: key_gpio_default {
562					pinmux = <PIN_PB9__GPIO>;
563					bias-pull-up;
564				};
565
566				pinctrl_led_gpio_default: led_gpio_default {
567					pinmux = <PIN_PB0__GPIO>,
568						 <PIN_PB5__GPIO>,
569						 <PIN_PB6__GPIO>;
570					bias-pull-up;
571				};
572
573				pinctrl_macb0_default: macb0_default {
574					pinmux = <PIN_PB14__GTXCK>,
575						 <PIN_PB15__GTXEN>,
576						 <PIN_PB16__GRXDV>,
577						 <PIN_PB17__GRXER>,
578						 <PIN_PB18__GRX0>,
579						 <PIN_PB19__GRX1>,
580						 <PIN_PB20__GTX0>,
581						 <PIN_PB21__GTX1>,
582						 <PIN_PB22__GMDC>,
583						 <PIN_PB23__GMDIO>;
584					bias-disable;
585				};
586
587				pinctrl_macb0_phy_irq: macb0_phy_irq {
588					pinmux = <PIN_PC9__GPIO>;
589					bias-disable;
590				};
591
592				pinctrl_qspi0_default: qspi0_default {
593					sck_cs {
594						pinmux = <PIN_PA22__QSPI0_SCK>,
595							 <PIN_PA23__QSPI0_CS>;
596						bias-disable;
597					};
598
599					data {
600						pinmux = <PIN_PA24__QSPI0_IO0>,
601							 <PIN_PA25__QSPI0_IO1>,
602							 <PIN_PA26__QSPI0_IO2>,
603							 <PIN_PA27__QSPI0_IO3>;
604						bias-pull-up;
605					};
606				};
607
608				pinctrl_sdmmc0_default: sdmmc0_default {
609					cmd_data {
610						pinmux = <PIN_PA1__SDMMC0_CMD>,
611							 <PIN_PA2__SDMMC0_DAT0>,
612							 <PIN_PA3__SDMMC0_DAT1>,
613							 <PIN_PA4__SDMMC0_DAT2>,
614							 <PIN_PA5__SDMMC0_DAT3>,
615							 <PIN_PA6__SDMMC0_DAT4>,
616							 <PIN_PA7__SDMMC0_DAT5>,
617							 <PIN_PA8__SDMMC0_DAT6>,
618							 <PIN_PA9__SDMMC0_DAT7>;
619						bias-disable;
620					};
621
622					ck_cd_rstn_vddsel {
623						pinmux = <PIN_PA0__SDMMC0_CK>,
624							 <PIN_PA10__SDMMC0_RSTN>,
625							 <PIN_PA11__SDMMC0_VDDSEL>,
626							 <PIN_PA13__SDMMC0_CD>;
627						bias-disable;
628					};
629				};
630
631				pinctrl_sdmmc1_default: sdmmc1_default {
632					cmd_data {
633						pinmux = <PIN_PA28__SDMMC1_CMD>,
634							 <PIN_PA18__SDMMC1_DAT0>,
635							 <PIN_PA19__SDMMC1_DAT1>,
636							 <PIN_PA20__SDMMC1_DAT2>,
637							 <PIN_PA21__SDMMC1_DAT3>;
638						bias-disable;
639					};
640
641					conf-ck_cd {
642						pinmux = <PIN_PA22__SDMMC1_CK>,
643							 <PIN_PA30__SDMMC1_CD>;
644						bias-disable;
645					};
646				};
647
648				pinctrl_spi0_default: spi0_default {
649					pinmux = <PIN_PA14__SPI0_SPCK>,
650						 <PIN_PA15__SPI0_MOSI>,
651						 <PIN_PA16__SPI0_MISO>,
652						 <PIN_PA17__SPI0_NPCS0>;
653					bias-disable;
654				};
655
656				pinctrl_uart1_default: uart1_default {
657					pinmux = <PIN_PD2__URXD1>,
658						 <PIN_PD3__UTXD1>;
659					bias-disable;
660				};
661
662				pinctrl_uart3_default: uart3_default {
663					pinmux = <PIN_PB11__URXD3>,
664						 <PIN_PB12__UTXD3>;
665					bias-disable;
666				};
667
668				pinctrl_usb_default: usb_default {
669					pinmux = <PIN_PB10__GPIO>;
670					bias-disable;
671				};
672
673				pinctrl_usba_vbus: usba_vbus {
674					pinmux = <PIN_PA31__GPIO>;
675					bias-disable;
676				};
677
678				pinctrl_pwm0_pwm2_default: pwm0_pwm2_default {
679					pinmux = <PIN_PB5__PWMH2>,
680						 <PIN_PB6__PWML2>;
681					bias-pull-up;
682				};
683			};
684
685			classd: classd@fc048000 {
686				pinctrl-names = "default";
687				pinctrl-0 = <&pinctrl_classd_default_pfets &pinctrl_classd_default_nfets>;
688				atmel,pwm-type = "diff";
689				atmel,non-overlap-time = <10>;
690				status = "okay";
691			};
692
693			i2s1: i2s@fc04c000 {
694				pinctrl-names = "default";
695				pinctrl-0 = <&pinctrl_i2s1_default>;
696				status = "disabled"; /* conflict with spi0, sdmmc1 */
697			};
698
699			can1: can@fc050000 {
700				pinctrl-names = "default";
701				pinctrl-0 = <&pinctrl_can1_default>;
702				status = "okay";
703			};
704		};
705	};
706
707	gpio_keys {
708		compatible = "gpio-keys";
709
710		pinctrl-names = "default";
711		pinctrl-0 = <&pinctrl_key_gpio_default>;
712
713		bp1 {
714			label = "PB_USER";
715			gpios = <&pioA PIN_PB9 GPIO_ACTIVE_LOW>;
716			linux,code = <0x104>;
717			wakeup-source;
718		};
719	};
720
721	leds {
722		compatible = "gpio-leds";
723		pinctrl-names = "default";
724		pinctrl-0 = <&pinctrl_led_gpio_default>;
725		status = "okay"; /* conflict with pwm0 */
726
727		red {
728			label = "red";
729			gpios = <&pioA PIN_PB6 GPIO_ACTIVE_LOW>;
730		};
731
732
733		green {
734			label = "green";
735			gpios = <&pioA PIN_PB5 GPIO_ACTIVE_LOW>;
736		};
737
738		blue {
739			label = "blue";
740			gpios = <&pioA PIN_PB0 GPIO_ACTIVE_LOW>;
741			linux,default-trigger = "heartbeat";
742		};
743	};
744};