Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * linux/arch/ia64/kernel/irq_ia64.c
4 *
5 * Copyright (C) 1998-2001 Hewlett-Packard Co
6 * Stephane Eranian <eranian@hpl.hp.com>
7 * David Mosberger-Tang <davidm@hpl.hp.com>
8 *
9 * 6/10/99: Updated to bring in sync with x86 version to facilitate
10 * support for SMP and different interrupt controllers.
11 *
12 * 09/15/00 Goutham Rao <goutham.rao@intel.com> Implemented pci_irq_to_vector
13 * PCI to vector allocation routine.
14 * 04/14/2004 Ashok Raj <ashok.raj@intel.com>
15 * Added CPU Hotplug handling for IPF.
16 */
17
18#include <linux/module.h>
19
20#include <linux/jiffies.h>
21#include <linux/errno.h>
22#include <linux/init.h>
23#include <linux/interrupt.h>
24#include <linux/ioport.h>
25#include <linux/kernel_stat.h>
26#include <linux/ptrace.h>
27#include <linux/signal.h>
28#include <linux/smp.h>
29#include <linux/threads.h>
30#include <linux/bitops.h>
31#include <linux/irq.h>
32#include <linux/ratelimit.h>
33#include <linux/acpi.h>
34#include <linux/sched.h>
35
36#include <asm/delay.h>
37#include <asm/intrinsics.h>
38#include <asm/io.h>
39#include <asm/hw_irq.h>
40#include <asm/machvec.h>
41#include <asm/pgtable.h>
42#include <asm/tlbflush.h>
43
44#ifdef CONFIG_PERFMON
45# include <asm/perfmon.h>
46#endif
47
48#define IRQ_DEBUG 0
49
50#define IRQ_VECTOR_UNASSIGNED (0)
51
52#define IRQ_UNUSED (0)
53#define IRQ_USED (1)
54#define IRQ_RSVD (2)
55
56/* These can be overridden in platform_irq_init */
57int ia64_first_device_vector = IA64_DEF_FIRST_DEVICE_VECTOR;
58int ia64_last_device_vector = IA64_DEF_LAST_DEVICE_VECTOR;
59
60/* default base addr of IPI table */
61void __iomem *ipi_base_addr = ((void __iomem *)
62 (__IA64_UNCACHED_OFFSET | IA64_IPI_DEFAULT_BASE_ADDR));
63
64static cpumask_t vector_allocation_domain(int cpu);
65
66/*
67 * Legacy IRQ to IA-64 vector translation table.
68 */
69__u8 isa_irq_to_vector_map[16] = {
70 /* 8259 IRQ translation, first 16 entries */
71 0x2f, 0x20, 0x2e, 0x2d, 0x2c, 0x2b, 0x2a, 0x29,
72 0x28, 0x27, 0x26, 0x25, 0x24, 0x23, 0x22, 0x21
73};
74EXPORT_SYMBOL(isa_irq_to_vector_map);
75
76DEFINE_SPINLOCK(vector_lock);
77
78struct irq_cfg irq_cfg[NR_IRQS] __read_mostly = {
79 [0 ... NR_IRQS - 1] = {
80 .vector = IRQ_VECTOR_UNASSIGNED,
81 .domain = CPU_MASK_NONE
82 }
83};
84
85DEFINE_PER_CPU(int[IA64_NUM_VECTORS], vector_irq) = {
86 [0 ... IA64_NUM_VECTORS - 1] = -1
87};
88
89static cpumask_t vector_table[IA64_NUM_VECTORS] = {
90 [0 ... IA64_NUM_VECTORS - 1] = CPU_MASK_NONE
91};
92
93static int irq_status[NR_IRQS] = {
94 [0 ... NR_IRQS -1] = IRQ_UNUSED
95};
96
97static inline int find_unassigned_irq(void)
98{
99 int irq;
100
101 for (irq = IA64_FIRST_DEVICE_VECTOR; irq < NR_IRQS; irq++)
102 if (irq_status[irq] == IRQ_UNUSED)
103 return irq;
104 return -ENOSPC;
105}
106
107static inline int find_unassigned_vector(cpumask_t domain)
108{
109 cpumask_t mask;
110 int pos, vector;
111
112 cpumask_and(&mask, &domain, cpu_online_mask);
113 if (cpumask_empty(&mask))
114 return -EINVAL;
115
116 for (pos = 0; pos < IA64_NUM_DEVICE_VECTORS; pos++) {
117 vector = IA64_FIRST_DEVICE_VECTOR + pos;
118 cpumask_and(&mask, &domain, &vector_table[vector]);
119 if (!cpumask_empty(&mask))
120 continue;
121 return vector;
122 }
123 return -ENOSPC;
124}
125
126static int __bind_irq_vector(int irq, int vector, cpumask_t domain)
127{
128 cpumask_t mask;
129 int cpu;
130 struct irq_cfg *cfg = &irq_cfg[irq];
131
132 BUG_ON((unsigned)irq >= NR_IRQS);
133 BUG_ON((unsigned)vector >= IA64_NUM_VECTORS);
134
135 cpumask_and(&mask, &domain, cpu_online_mask);
136 if (cpumask_empty(&mask))
137 return -EINVAL;
138 if ((cfg->vector == vector) && cpumask_equal(&cfg->domain, &domain))
139 return 0;
140 if (cfg->vector != IRQ_VECTOR_UNASSIGNED)
141 return -EBUSY;
142 for_each_cpu(cpu, &mask)
143 per_cpu(vector_irq, cpu)[vector] = irq;
144 cfg->vector = vector;
145 cfg->domain = domain;
146 irq_status[irq] = IRQ_USED;
147 cpumask_or(&vector_table[vector], &vector_table[vector], &domain);
148 return 0;
149}
150
151int bind_irq_vector(int irq, int vector, cpumask_t domain)
152{
153 unsigned long flags;
154 int ret;
155
156 spin_lock_irqsave(&vector_lock, flags);
157 ret = __bind_irq_vector(irq, vector, domain);
158 spin_unlock_irqrestore(&vector_lock, flags);
159 return ret;
160}
161
162static void __clear_irq_vector(int irq)
163{
164 int vector, cpu;
165 cpumask_t domain;
166 struct irq_cfg *cfg = &irq_cfg[irq];
167
168 BUG_ON((unsigned)irq >= NR_IRQS);
169 BUG_ON(cfg->vector == IRQ_VECTOR_UNASSIGNED);
170 vector = cfg->vector;
171 domain = cfg->domain;
172 for_each_cpu_and(cpu, &cfg->domain, cpu_online_mask)
173 per_cpu(vector_irq, cpu)[vector] = -1;
174 cfg->vector = IRQ_VECTOR_UNASSIGNED;
175 cfg->domain = CPU_MASK_NONE;
176 irq_status[irq] = IRQ_UNUSED;
177 cpumask_andnot(&vector_table[vector], &vector_table[vector], &domain);
178}
179
180static void clear_irq_vector(int irq)
181{
182 unsigned long flags;
183
184 spin_lock_irqsave(&vector_lock, flags);
185 __clear_irq_vector(irq);
186 spin_unlock_irqrestore(&vector_lock, flags);
187}
188
189int
190ia64_native_assign_irq_vector (int irq)
191{
192 unsigned long flags;
193 int vector, cpu;
194 cpumask_t domain = CPU_MASK_NONE;
195
196 vector = -ENOSPC;
197
198 spin_lock_irqsave(&vector_lock, flags);
199 for_each_online_cpu(cpu) {
200 domain = vector_allocation_domain(cpu);
201 vector = find_unassigned_vector(domain);
202 if (vector >= 0)
203 break;
204 }
205 if (vector < 0)
206 goto out;
207 if (irq == AUTO_ASSIGN)
208 irq = vector;
209 BUG_ON(__bind_irq_vector(irq, vector, domain));
210 out:
211 spin_unlock_irqrestore(&vector_lock, flags);
212 return vector;
213}
214
215void
216ia64_native_free_irq_vector (int vector)
217{
218 if (vector < IA64_FIRST_DEVICE_VECTOR ||
219 vector > IA64_LAST_DEVICE_VECTOR)
220 return;
221 clear_irq_vector(vector);
222}
223
224int
225reserve_irq_vector (int vector)
226{
227 if (vector < IA64_FIRST_DEVICE_VECTOR ||
228 vector > IA64_LAST_DEVICE_VECTOR)
229 return -EINVAL;
230 return !!bind_irq_vector(vector, vector, CPU_MASK_ALL);
231}
232
233/*
234 * Initialize vector_irq on a new cpu. This function must be called
235 * with vector_lock held.
236 */
237void __setup_vector_irq(int cpu)
238{
239 int irq, vector;
240
241 /* Clear vector_irq */
242 for (vector = 0; vector < IA64_NUM_VECTORS; ++vector)
243 per_cpu(vector_irq, cpu)[vector] = -1;
244 /* Mark the inuse vectors */
245 for (irq = 0; irq < NR_IRQS; ++irq) {
246 if (!cpumask_test_cpu(cpu, &irq_cfg[irq].domain))
247 continue;
248 vector = irq_to_vector(irq);
249 per_cpu(vector_irq, cpu)[vector] = irq;
250 }
251}
252
253#if defined(CONFIG_SMP) && (defined(CONFIG_IA64_GENERIC) || defined(CONFIG_IA64_DIG))
254
255static enum vector_domain_type {
256 VECTOR_DOMAIN_NONE,
257 VECTOR_DOMAIN_PERCPU
258} vector_domain_type = VECTOR_DOMAIN_NONE;
259
260static cpumask_t vector_allocation_domain(int cpu)
261{
262 if (vector_domain_type == VECTOR_DOMAIN_PERCPU)
263 return *cpumask_of(cpu);
264 return CPU_MASK_ALL;
265}
266
267static int __irq_prepare_move(int irq, int cpu)
268{
269 struct irq_cfg *cfg = &irq_cfg[irq];
270 int vector;
271 cpumask_t domain;
272
273 if (cfg->move_in_progress || cfg->move_cleanup_count)
274 return -EBUSY;
275 if (cfg->vector == IRQ_VECTOR_UNASSIGNED || !cpu_online(cpu))
276 return -EINVAL;
277 if (cpumask_test_cpu(cpu, &cfg->domain))
278 return 0;
279 domain = vector_allocation_domain(cpu);
280 vector = find_unassigned_vector(domain);
281 if (vector < 0)
282 return -ENOSPC;
283 cfg->move_in_progress = 1;
284 cfg->old_domain = cfg->domain;
285 cfg->vector = IRQ_VECTOR_UNASSIGNED;
286 cfg->domain = CPU_MASK_NONE;
287 BUG_ON(__bind_irq_vector(irq, vector, domain));
288 return 0;
289}
290
291int irq_prepare_move(int irq, int cpu)
292{
293 unsigned long flags;
294 int ret;
295
296 spin_lock_irqsave(&vector_lock, flags);
297 ret = __irq_prepare_move(irq, cpu);
298 spin_unlock_irqrestore(&vector_lock, flags);
299 return ret;
300}
301
302void irq_complete_move(unsigned irq)
303{
304 struct irq_cfg *cfg = &irq_cfg[irq];
305 cpumask_t cleanup_mask;
306 int i;
307
308 if (likely(!cfg->move_in_progress))
309 return;
310
311 if (unlikely(cpumask_test_cpu(smp_processor_id(), &cfg->old_domain)))
312 return;
313
314 cpumask_and(&cleanup_mask, &cfg->old_domain, cpu_online_mask);
315 cfg->move_cleanup_count = cpumask_weight(&cleanup_mask);
316 for_each_cpu(i, &cleanup_mask)
317 platform_send_ipi(i, IA64_IRQ_MOVE_VECTOR, IA64_IPI_DM_INT, 0);
318 cfg->move_in_progress = 0;
319}
320
321static irqreturn_t smp_irq_move_cleanup_interrupt(int irq, void *dev_id)
322{
323 int me = smp_processor_id();
324 ia64_vector vector;
325 unsigned long flags;
326
327 for (vector = IA64_FIRST_DEVICE_VECTOR;
328 vector < IA64_LAST_DEVICE_VECTOR; vector++) {
329 int irq;
330 struct irq_desc *desc;
331 struct irq_cfg *cfg;
332 irq = __this_cpu_read(vector_irq[vector]);
333 if (irq < 0)
334 continue;
335
336 desc = irq_to_desc(irq);
337 cfg = irq_cfg + irq;
338 raw_spin_lock(&desc->lock);
339 if (!cfg->move_cleanup_count)
340 goto unlock;
341
342 if (!cpumask_test_cpu(me, &cfg->old_domain))
343 goto unlock;
344
345 spin_lock_irqsave(&vector_lock, flags);
346 __this_cpu_write(vector_irq[vector], -1);
347 cpumask_clear_cpu(me, &vector_table[vector]);
348 spin_unlock_irqrestore(&vector_lock, flags);
349 cfg->move_cleanup_count--;
350 unlock:
351 raw_spin_unlock(&desc->lock);
352 }
353 return IRQ_HANDLED;
354}
355
356static struct irqaction irq_move_irqaction = {
357 .handler = smp_irq_move_cleanup_interrupt,
358 .name = "irq_move"
359};
360
361static int __init parse_vector_domain(char *arg)
362{
363 if (!arg)
364 return -EINVAL;
365 if (!strcmp(arg, "percpu")) {
366 vector_domain_type = VECTOR_DOMAIN_PERCPU;
367 no_int_routing = 1;
368 }
369 return 0;
370}
371early_param("vector", parse_vector_domain);
372#else
373static cpumask_t vector_allocation_domain(int cpu)
374{
375 return CPU_MASK_ALL;
376}
377#endif
378
379
380void destroy_and_reserve_irq(unsigned int irq)
381{
382 unsigned long flags;
383
384 irq_init_desc(irq);
385 spin_lock_irqsave(&vector_lock, flags);
386 __clear_irq_vector(irq);
387 irq_status[irq] = IRQ_RSVD;
388 spin_unlock_irqrestore(&vector_lock, flags);
389}
390
391/*
392 * Dynamic irq allocate and deallocation for MSI
393 */
394int create_irq(void)
395{
396 unsigned long flags;
397 int irq, vector, cpu;
398 cpumask_t domain = CPU_MASK_NONE;
399
400 irq = vector = -ENOSPC;
401 spin_lock_irqsave(&vector_lock, flags);
402 for_each_online_cpu(cpu) {
403 domain = vector_allocation_domain(cpu);
404 vector = find_unassigned_vector(domain);
405 if (vector >= 0)
406 break;
407 }
408 if (vector < 0)
409 goto out;
410 irq = find_unassigned_irq();
411 if (irq < 0)
412 goto out;
413 BUG_ON(__bind_irq_vector(irq, vector, domain));
414 out:
415 spin_unlock_irqrestore(&vector_lock, flags);
416 if (irq >= 0)
417 irq_init_desc(irq);
418 return irq;
419}
420
421void destroy_irq(unsigned int irq)
422{
423 irq_init_desc(irq);
424 clear_irq_vector(irq);
425}
426
427#ifdef CONFIG_SMP
428# define IS_RESCHEDULE(vec) (vec == IA64_IPI_RESCHEDULE)
429# define IS_LOCAL_TLB_FLUSH(vec) (vec == IA64_IPI_LOCAL_TLB_FLUSH)
430#else
431# define IS_RESCHEDULE(vec) (0)
432# define IS_LOCAL_TLB_FLUSH(vec) (0)
433#endif
434/*
435 * That's where the IVT branches when we get an external
436 * interrupt. This branches to the correct hardware IRQ handler via
437 * function ptr.
438 */
439void
440ia64_handle_irq (ia64_vector vector, struct pt_regs *regs)
441{
442 struct pt_regs *old_regs = set_irq_regs(regs);
443 unsigned long saved_tpr;
444
445#if IRQ_DEBUG
446 {
447 unsigned long bsp, sp;
448
449 /*
450 * Note: if the interrupt happened while executing in
451 * the context switch routine (ia64_switch_to), we may
452 * get a spurious stack overflow here. This is
453 * because the register and the memory stack are not
454 * switched atomically.
455 */
456 bsp = ia64_getreg(_IA64_REG_AR_BSP);
457 sp = ia64_getreg(_IA64_REG_SP);
458
459 if ((sp - bsp) < 1024) {
460 static DEFINE_RATELIMIT_STATE(ratelimit, 5 * HZ, 5);
461
462 if (__ratelimit(&ratelimit)) {
463 printk("ia64_handle_irq: DANGER: less than "
464 "1KB of free stack space!!\n"
465 "(bsp=0x%lx, sp=%lx)\n", bsp, sp);
466 }
467 }
468 }
469#endif /* IRQ_DEBUG */
470
471 /*
472 * Always set TPR to limit maximum interrupt nesting depth to
473 * 16 (without this, it would be ~240, which could easily lead
474 * to kernel stack overflows).
475 */
476 irq_enter();
477 saved_tpr = ia64_getreg(_IA64_REG_CR_TPR);
478 ia64_srlz_d();
479 while (vector != IA64_SPURIOUS_INT_VECTOR) {
480 int irq = local_vector_to_irq(vector);
481
482 if (unlikely(IS_LOCAL_TLB_FLUSH(vector))) {
483 smp_local_flush_tlb();
484 kstat_incr_irq_this_cpu(irq);
485 } else if (unlikely(IS_RESCHEDULE(vector))) {
486 scheduler_ipi();
487 kstat_incr_irq_this_cpu(irq);
488 } else {
489 ia64_setreg(_IA64_REG_CR_TPR, vector);
490 ia64_srlz_d();
491
492 if (unlikely(irq < 0)) {
493 printk(KERN_ERR "%s: Unexpected interrupt "
494 "vector %d on CPU %d is not mapped "
495 "to any IRQ!\n", __func__, vector,
496 smp_processor_id());
497 } else
498 generic_handle_irq(irq);
499
500 /*
501 * Disable interrupts and send EOI:
502 */
503 local_irq_disable();
504 ia64_setreg(_IA64_REG_CR_TPR, saved_tpr);
505 }
506 ia64_eoi();
507 vector = ia64_get_ivr();
508 }
509 /*
510 * This must be done *after* the ia64_eoi(). For example, the keyboard softirq
511 * handler needs to be able to wait for further keyboard interrupts, which can't
512 * come through until ia64_eoi() has been done.
513 */
514 irq_exit();
515 set_irq_regs(old_regs);
516}
517
518#ifdef CONFIG_HOTPLUG_CPU
519/*
520 * This function emulates a interrupt processing when a cpu is about to be
521 * brought down.
522 */
523void ia64_process_pending_intr(void)
524{
525 ia64_vector vector;
526 unsigned long saved_tpr;
527 extern unsigned int vectors_in_migration[NR_IRQS];
528
529 vector = ia64_get_ivr();
530
531 irq_enter();
532 saved_tpr = ia64_getreg(_IA64_REG_CR_TPR);
533 ia64_srlz_d();
534
535 /*
536 * Perform normal interrupt style processing
537 */
538 while (vector != IA64_SPURIOUS_INT_VECTOR) {
539 int irq = local_vector_to_irq(vector);
540
541 if (unlikely(IS_LOCAL_TLB_FLUSH(vector))) {
542 smp_local_flush_tlb();
543 kstat_incr_irq_this_cpu(irq);
544 } else if (unlikely(IS_RESCHEDULE(vector))) {
545 kstat_incr_irq_this_cpu(irq);
546 } else {
547 struct pt_regs *old_regs = set_irq_regs(NULL);
548
549 ia64_setreg(_IA64_REG_CR_TPR, vector);
550 ia64_srlz_d();
551
552 /*
553 * Now try calling normal ia64_handle_irq as it would have got called
554 * from a real intr handler. Try passing null for pt_regs, hopefully
555 * it will work. I hope it works!.
556 * Probably could shared code.
557 */
558 if (unlikely(irq < 0)) {
559 printk(KERN_ERR "%s: Unexpected interrupt "
560 "vector %d on CPU %d not being mapped "
561 "to any IRQ!!\n", __func__, vector,
562 smp_processor_id());
563 } else {
564 vectors_in_migration[irq]=0;
565 generic_handle_irq(irq);
566 }
567 set_irq_regs(old_regs);
568
569 /*
570 * Disable interrupts and send EOI
571 */
572 local_irq_disable();
573 ia64_setreg(_IA64_REG_CR_TPR, saved_tpr);
574 }
575 ia64_eoi();
576 vector = ia64_get_ivr();
577 }
578 irq_exit();
579}
580#endif
581
582
583#ifdef CONFIG_SMP
584
585static irqreturn_t dummy_handler (int irq, void *dev_id)
586{
587 BUG();
588}
589
590static struct irqaction ipi_irqaction = {
591 .handler = handle_IPI,
592 .name = "IPI"
593};
594
595/*
596 * KVM uses this interrupt to force a cpu out of guest mode
597 */
598static struct irqaction resched_irqaction = {
599 .handler = dummy_handler,
600 .name = "resched"
601};
602
603static struct irqaction tlb_irqaction = {
604 .handler = dummy_handler,
605 .name = "tlb_flush"
606};
607
608#endif
609
610void
611ia64_native_register_percpu_irq (ia64_vector vec, struct irqaction *action)
612{
613 unsigned int irq;
614
615 irq = vec;
616 BUG_ON(bind_irq_vector(irq, vec, CPU_MASK_ALL));
617 irq_set_status_flags(irq, IRQ_PER_CPU);
618 irq_set_chip(irq, &irq_type_ia64_lsapic);
619 if (action)
620 setup_irq(irq, action);
621 irq_set_handler(irq, handle_percpu_irq);
622}
623
624void __init
625ia64_native_register_ipi(void)
626{
627#ifdef CONFIG_SMP
628 register_percpu_irq(IA64_IPI_VECTOR, &ipi_irqaction);
629 register_percpu_irq(IA64_IPI_RESCHEDULE, &resched_irqaction);
630 register_percpu_irq(IA64_IPI_LOCAL_TLB_FLUSH, &tlb_irqaction);
631#endif
632}
633
634void __init
635init_IRQ (void)
636{
637#ifdef CONFIG_ACPI
638 acpi_boot_init();
639#endif
640 ia64_register_ipi();
641 register_percpu_irq(IA64_SPURIOUS_INT_VECTOR, NULL);
642#ifdef CONFIG_SMP
643#if defined(CONFIG_IA64_GENERIC) || defined(CONFIG_IA64_DIG)
644 if (vector_domain_type != VECTOR_DOMAIN_NONE)
645 register_percpu_irq(IA64_IRQ_MOVE_VECTOR, &irq_move_irqaction);
646#endif
647#endif
648#ifdef CONFIG_PERFMON
649 pfm_init_percpu();
650#endif
651 platform_irq_init();
652}
653
654void
655ia64_send_ipi (int cpu, int vector, int delivery_mode, int redirect)
656{
657 void __iomem *ipi_addr;
658 unsigned long ipi_data;
659 unsigned long phys_cpu_id;
660
661 phys_cpu_id = cpu_physical_id(cpu);
662
663 /*
664 * cpu number is in 8bit ID and 8bit EID
665 */
666
667 ipi_data = (delivery_mode << 8) | (vector & 0xff);
668 ipi_addr = ipi_base_addr + ((phys_cpu_id << 4) | ((redirect & 1) << 3));
669
670 writeq(ipi_data, ipi_addr);
671}
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * linux/arch/ia64/kernel/irq_ia64.c
4 *
5 * Copyright (C) 1998-2001 Hewlett-Packard Co
6 * Stephane Eranian <eranian@hpl.hp.com>
7 * David Mosberger-Tang <davidm@hpl.hp.com>
8 *
9 * 6/10/99: Updated to bring in sync with x86 version to facilitate
10 * support for SMP and different interrupt controllers.
11 *
12 * 09/15/00 Goutham Rao <goutham.rao@intel.com> Implemented pci_irq_to_vector
13 * PCI to vector allocation routine.
14 * 04/14/2004 Ashok Raj <ashok.raj@intel.com>
15 * Added CPU Hotplug handling for IPF.
16 */
17
18#include <linux/module.h>
19#include <linux/pgtable.h>
20
21#include <linux/jiffies.h>
22#include <linux/errno.h>
23#include <linux/init.h>
24#include <linux/interrupt.h>
25#include <linux/ioport.h>
26#include <linux/kernel_stat.h>
27#include <linux/ptrace.h>
28#include <linux/signal.h>
29#include <linux/smp.h>
30#include <linux/threads.h>
31#include <linux/bitops.h>
32#include <linux/irq.h>
33#include <linux/ratelimit.h>
34#include <linux/acpi.h>
35#include <linux/sched.h>
36
37#include <asm/delay.h>
38#include <asm/intrinsics.h>
39#include <asm/io.h>
40#include <asm/hw_irq.h>
41#include <asm/tlbflush.h>
42
43#ifdef CONFIG_PERFMON
44# include <asm/perfmon.h>
45#endif
46
47#define IRQ_DEBUG 0
48
49#define IRQ_VECTOR_UNASSIGNED (0)
50
51#define IRQ_UNUSED (0)
52#define IRQ_USED (1)
53#define IRQ_RSVD (2)
54
55int ia64_first_device_vector = IA64_DEF_FIRST_DEVICE_VECTOR;
56int ia64_last_device_vector = IA64_DEF_LAST_DEVICE_VECTOR;
57
58/* default base addr of IPI table */
59void __iomem *ipi_base_addr = ((void __iomem *)
60 (__IA64_UNCACHED_OFFSET | IA64_IPI_DEFAULT_BASE_ADDR));
61
62static cpumask_t vector_allocation_domain(int cpu);
63
64/*
65 * Legacy IRQ to IA-64 vector translation table.
66 */
67__u8 isa_irq_to_vector_map[16] = {
68 /* 8259 IRQ translation, first 16 entries */
69 0x2f, 0x20, 0x2e, 0x2d, 0x2c, 0x2b, 0x2a, 0x29,
70 0x28, 0x27, 0x26, 0x25, 0x24, 0x23, 0x22, 0x21
71};
72EXPORT_SYMBOL(isa_irq_to_vector_map);
73
74DEFINE_SPINLOCK(vector_lock);
75
76struct irq_cfg irq_cfg[NR_IRQS] __read_mostly = {
77 [0 ... NR_IRQS - 1] = {
78 .vector = IRQ_VECTOR_UNASSIGNED,
79 .domain = CPU_MASK_NONE
80 }
81};
82
83DEFINE_PER_CPU(int[IA64_NUM_VECTORS], vector_irq) = {
84 [0 ... IA64_NUM_VECTORS - 1] = -1
85};
86
87static cpumask_t vector_table[IA64_NUM_VECTORS] = {
88 [0 ... IA64_NUM_VECTORS - 1] = CPU_MASK_NONE
89};
90
91static int irq_status[NR_IRQS] = {
92 [0 ... NR_IRQS -1] = IRQ_UNUSED
93};
94
95static inline int find_unassigned_irq(void)
96{
97 int irq;
98
99 for (irq = IA64_FIRST_DEVICE_VECTOR; irq < NR_IRQS; irq++)
100 if (irq_status[irq] == IRQ_UNUSED)
101 return irq;
102 return -ENOSPC;
103}
104
105static inline int find_unassigned_vector(cpumask_t domain)
106{
107 cpumask_t mask;
108 int pos, vector;
109
110 cpumask_and(&mask, &domain, cpu_online_mask);
111 if (cpumask_empty(&mask))
112 return -EINVAL;
113
114 for (pos = 0; pos < IA64_NUM_DEVICE_VECTORS; pos++) {
115 vector = IA64_FIRST_DEVICE_VECTOR + pos;
116 cpumask_and(&mask, &domain, &vector_table[vector]);
117 if (!cpumask_empty(&mask))
118 continue;
119 return vector;
120 }
121 return -ENOSPC;
122}
123
124static int __bind_irq_vector(int irq, int vector, cpumask_t domain)
125{
126 cpumask_t mask;
127 int cpu;
128 struct irq_cfg *cfg = &irq_cfg[irq];
129
130 BUG_ON((unsigned)irq >= NR_IRQS);
131 BUG_ON((unsigned)vector >= IA64_NUM_VECTORS);
132
133 cpumask_and(&mask, &domain, cpu_online_mask);
134 if (cpumask_empty(&mask))
135 return -EINVAL;
136 if ((cfg->vector == vector) && cpumask_equal(&cfg->domain, &domain))
137 return 0;
138 if (cfg->vector != IRQ_VECTOR_UNASSIGNED)
139 return -EBUSY;
140 for_each_cpu(cpu, &mask)
141 per_cpu(vector_irq, cpu)[vector] = irq;
142 cfg->vector = vector;
143 cfg->domain = domain;
144 irq_status[irq] = IRQ_USED;
145 cpumask_or(&vector_table[vector], &vector_table[vector], &domain);
146 return 0;
147}
148
149int bind_irq_vector(int irq, int vector, cpumask_t domain)
150{
151 unsigned long flags;
152 int ret;
153
154 spin_lock_irqsave(&vector_lock, flags);
155 ret = __bind_irq_vector(irq, vector, domain);
156 spin_unlock_irqrestore(&vector_lock, flags);
157 return ret;
158}
159
160static void __clear_irq_vector(int irq)
161{
162 int vector, cpu;
163 cpumask_t domain;
164 struct irq_cfg *cfg = &irq_cfg[irq];
165
166 BUG_ON((unsigned)irq >= NR_IRQS);
167 BUG_ON(cfg->vector == IRQ_VECTOR_UNASSIGNED);
168 vector = cfg->vector;
169 domain = cfg->domain;
170 for_each_cpu_and(cpu, &cfg->domain, cpu_online_mask)
171 per_cpu(vector_irq, cpu)[vector] = -1;
172 cfg->vector = IRQ_VECTOR_UNASSIGNED;
173 cfg->domain = CPU_MASK_NONE;
174 irq_status[irq] = IRQ_UNUSED;
175 cpumask_andnot(&vector_table[vector], &vector_table[vector], &domain);
176}
177
178static void clear_irq_vector(int irq)
179{
180 unsigned long flags;
181
182 spin_lock_irqsave(&vector_lock, flags);
183 __clear_irq_vector(irq);
184 spin_unlock_irqrestore(&vector_lock, flags);
185}
186
187int
188ia64_native_assign_irq_vector (int irq)
189{
190 unsigned long flags;
191 int vector, cpu;
192 cpumask_t domain = CPU_MASK_NONE;
193
194 vector = -ENOSPC;
195
196 spin_lock_irqsave(&vector_lock, flags);
197 for_each_online_cpu(cpu) {
198 domain = vector_allocation_domain(cpu);
199 vector = find_unassigned_vector(domain);
200 if (vector >= 0)
201 break;
202 }
203 if (vector < 0)
204 goto out;
205 if (irq == AUTO_ASSIGN)
206 irq = vector;
207 BUG_ON(__bind_irq_vector(irq, vector, domain));
208 out:
209 spin_unlock_irqrestore(&vector_lock, flags);
210 return vector;
211}
212
213void
214ia64_native_free_irq_vector (int vector)
215{
216 if (vector < IA64_FIRST_DEVICE_VECTOR ||
217 vector > IA64_LAST_DEVICE_VECTOR)
218 return;
219 clear_irq_vector(vector);
220}
221
222int
223reserve_irq_vector (int vector)
224{
225 if (vector < IA64_FIRST_DEVICE_VECTOR ||
226 vector > IA64_LAST_DEVICE_VECTOR)
227 return -EINVAL;
228 return !!bind_irq_vector(vector, vector, CPU_MASK_ALL);
229}
230
231/*
232 * Initialize vector_irq on a new cpu. This function must be called
233 * with vector_lock held.
234 */
235void __setup_vector_irq(int cpu)
236{
237 int irq, vector;
238
239 /* Clear vector_irq */
240 for (vector = 0; vector < IA64_NUM_VECTORS; ++vector)
241 per_cpu(vector_irq, cpu)[vector] = -1;
242 /* Mark the inuse vectors */
243 for (irq = 0; irq < NR_IRQS; ++irq) {
244 if (!cpumask_test_cpu(cpu, &irq_cfg[irq].domain))
245 continue;
246 vector = irq_to_vector(irq);
247 per_cpu(vector_irq, cpu)[vector] = irq;
248 }
249}
250
251#ifdef CONFIG_SMP
252
253static enum vector_domain_type {
254 VECTOR_DOMAIN_NONE,
255 VECTOR_DOMAIN_PERCPU
256} vector_domain_type = VECTOR_DOMAIN_NONE;
257
258static cpumask_t vector_allocation_domain(int cpu)
259{
260 if (vector_domain_type == VECTOR_DOMAIN_PERCPU)
261 return *cpumask_of(cpu);
262 return CPU_MASK_ALL;
263}
264
265static int __irq_prepare_move(int irq, int cpu)
266{
267 struct irq_cfg *cfg = &irq_cfg[irq];
268 int vector;
269 cpumask_t domain;
270
271 if (cfg->move_in_progress || cfg->move_cleanup_count)
272 return -EBUSY;
273 if (cfg->vector == IRQ_VECTOR_UNASSIGNED || !cpu_online(cpu))
274 return -EINVAL;
275 if (cpumask_test_cpu(cpu, &cfg->domain))
276 return 0;
277 domain = vector_allocation_domain(cpu);
278 vector = find_unassigned_vector(domain);
279 if (vector < 0)
280 return -ENOSPC;
281 cfg->move_in_progress = 1;
282 cfg->old_domain = cfg->domain;
283 cfg->vector = IRQ_VECTOR_UNASSIGNED;
284 cfg->domain = CPU_MASK_NONE;
285 BUG_ON(__bind_irq_vector(irq, vector, domain));
286 return 0;
287}
288
289int irq_prepare_move(int irq, int cpu)
290{
291 unsigned long flags;
292 int ret;
293
294 spin_lock_irqsave(&vector_lock, flags);
295 ret = __irq_prepare_move(irq, cpu);
296 spin_unlock_irqrestore(&vector_lock, flags);
297 return ret;
298}
299
300void irq_complete_move(unsigned irq)
301{
302 struct irq_cfg *cfg = &irq_cfg[irq];
303 cpumask_t cleanup_mask;
304 int i;
305
306 if (likely(!cfg->move_in_progress))
307 return;
308
309 if (unlikely(cpumask_test_cpu(smp_processor_id(), &cfg->old_domain)))
310 return;
311
312 cpumask_and(&cleanup_mask, &cfg->old_domain, cpu_online_mask);
313 cfg->move_cleanup_count = cpumask_weight(&cleanup_mask);
314 for_each_cpu(i, &cleanup_mask)
315 ia64_send_ipi(i, IA64_IRQ_MOVE_VECTOR, IA64_IPI_DM_INT, 0);
316 cfg->move_in_progress = 0;
317}
318
319static irqreturn_t smp_irq_move_cleanup_interrupt(int irq, void *dev_id)
320{
321 int me = smp_processor_id();
322 ia64_vector vector;
323 unsigned long flags;
324
325 for (vector = IA64_FIRST_DEVICE_VECTOR;
326 vector < IA64_LAST_DEVICE_VECTOR; vector++) {
327 int irq;
328 struct irq_desc *desc;
329 struct irq_cfg *cfg;
330 irq = __this_cpu_read(vector_irq[vector]);
331 if (irq < 0)
332 continue;
333
334 desc = irq_to_desc(irq);
335 cfg = irq_cfg + irq;
336 raw_spin_lock(&desc->lock);
337 if (!cfg->move_cleanup_count)
338 goto unlock;
339
340 if (!cpumask_test_cpu(me, &cfg->old_domain))
341 goto unlock;
342
343 spin_lock_irqsave(&vector_lock, flags);
344 __this_cpu_write(vector_irq[vector], -1);
345 cpumask_clear_cpu(me, &vector_table[vector]);
346 spin_unlock_irqrestore(&vector_lock, flags);
347 cfg->move_cleanup_count--;
348 unlock:
349 raw_spin_unlock(&desc->lock);
350 }
351 return IRQ_HANDLED;
352}
353
354static int __init parse_vector_domain(char *arg)
355{
356 if (!arg)
357 return -EINVAL;
358 if (!strcmp(arg, "percpu")) {
359 vector_domain_type = VECTOR_DOMAIN_PERCPU;
360 no_int_routing = 1;
361 }
362 return 0;
363}
364early_param("vector", parse_vector_domain);
365#else
366static cpumask_t vector_allocation_domain(int cpu)
367{
368 return CPU_MASK_ALL;
369}
370#endif
371
372
373void destroy_and_reserve_irq(unsigned int irq)
374{
375 unsigned long flags;
376
377 irq_init_desc(irq);
378 spin_lock_irqsave(&vector_lock, flags);
379 __clear_irq_vector(irq);
380 irq_status[irq] = IRQ_RSVD;
381 spin_unlock_irqrestore(&vector_lock, flags);
382}
383
384/*
385 * Dynamic irq allocate and deallocation for MSI
386 */
387int create_irq(void)
388{
389 unsigned long flags;
390 int irq, vector, cpu;
391 cpumask_t domain = CPU_MASK_NONE;
392
393 irq = vector = -ENOSPC;
394 spin_lock_irqsave(&vector_lock, flags);
395 for_each_online_cpu(cpu) {
396 domain = vector_allocation_domain(cpu);
397 vector = find_unassigned_vector(domain);
398 if (vector >= 0)
399 break;
400 }
401 if (vector < 0)
402 goto out;
403 irq = find_unassigned_irq();
404 if (irq < 0)
405 goto out;
406 BUG_ON(__bind_irq_vector(irq, vector, domain));
407 out:
408 spin_unlock_irqrestore(&vector_lock, flags);
409 if (irq >= 0)
410 irq_init_desc(irq);
411 return irq;
412}
413
414void destroy_irq(unsigned int irq)
415{
416 irq_init_desc(irq);
417 clear_irq_vector(irq);
418}
419
420#ifdef CONFIG_SMP
421# define IS_RESCHEDULE(vec) (vec == IA64_IPI_RESCHEDULE)
422# define IS_LOCAL_TLB_FLUSH(vec) (vec == IA64_IPI_LOCAL_TLB_FLUSH)
423#else
424# define IS_RESCHEDULE(vec) (0)
425# define IS_LOCAL_TLB_FLUSH(vec) (0)
426#endif
427/*
428 * That's where the IVT branches when we get an external
429 * interrupt. This branches to the correct hardware IRQ handler via
430 * function ptr.
431 */
432void
433ia64_handle_irq (ia64_vector vector, struct pt_regs *regs)
434{
435 struct pt_regs *old_regs = set_irq_regs(regs);
436 unsigned long saved_tpr;
437
438#if IRQ_DEBUG
439 {
440 unsigned long bsp, sp;
441
442 /*
443 * Note: if the interrupt happened while executing in
444 * the context switch routine (ia64_switch_to), we may
445 * get a spurious stack overflow here. This is
446 * because the register and the memory stack are not
447 * switched atomically.
448 */
449 bsp = ia64_getreg(_IA64_REG_AR_BSP);
450 sp = ia64_getreg(_IA64_REG_SP);
451
452 if ((sp - bsp) < 1024) {
453 static DEFINE_RATELIMIT_STATE(ratelimit, 5 * HZ, 5);
454
455 if (__ratelimit(&ratelimit)) {
456 printk("ia64_handle_irq: DANGER: less than "
457 "1KB of free stack space!!\n"
458 "(bsp=0x%lx, sp=%lx)\n", bsp, sp);
459 }
460 }
461 }
462#endif /* IRQ_DEBUG */
463
464 /*
465 * Always set TPR to limit maximum interrupt nesting depth to
466 * 16 (without this, it would be ~240, which could easily lead
467 * to kernel stack overflows).
468 */
469 irq_enter();
470 saved_tpr = ia64_getreg(_IA64_REG_CR_TPR);
471 ia64_srlz_d();
472 while (vector != IA64_SPURIOUS_INT_VECTOR) {
473 int irq = local_vector_to_irq(vector);
474
475 if (unlikely(IS_LOCAL_TLB_FLUSH(vector))) {
476 smp_local_flush_tlb();
477 kstat_incr_irq_this_cpu(irq);
478 } else if (unlikely(IS_RESCHEDULE(vector))) {
479 scheduler_ipi();
480 kstat_incr_irq_this_cpu(irq);
481 } else {
482 ia64_setreg(_IA64_REG_CR_TPR, vector);
483 ia64_srlz_d();
484
485 if (unlikely(irq < 0)) {
486 printk(KERN_ERR "%s: Unexpected interrupt "
487 "vector %d on CPU %d is not mapped "
488 "to any IRQ!\n", __func__, vector,
489 smp_processor_id());
490 } else
491 generic_handle_irq(irq);
492
493 /*
494 * Disable interrupts and send EOI:
495 */
496 local_irq_disable();
497 ia64_setreg(_IA64_REG_CR_TPR, saved_tpr);
498 }
499 ia64_eoi();
500 vector = ia64_get_ivr();
501 }
502 /*
503 * This must be done *after* the ia64_eoi(). For example, the keyboard softirq
504 * handler needs to be able to wait for further keyboard interrupts, which can't
505 * come through until ia64_eoi() has been done.
506 */
507 irq_exit();
508 set_irq_regs(old_regs);
509}
510
511#ifdef CONFIG_HOTPLUG_CPU
512/*
513 * This function emulates a interrupt processing when a cpu is about to be
514 * brought down.
515 */
516void ia64_process_pending_intr(void)
517{
518 ia64_vector vector;
519 unsigned long saved_tpr;
520 extern unsigned int vectors_in_migration[NR_IRQS];
521
522 vector = ia64_get_ivr();
523
524 irq_enter();
525 saved_tpr = ia64_getreg(_IA64_REG_CR_TPR);
526 ia64_srlz_d();
527
528 /*
529 * Perform normal interrupt style processing
530 */
531 while (vector != IA64_SPURIOUS_INT_VECTOR) {
532 int irq = local_vector_to_irq(vector);
533
534 if (unlikely(IS_LOCAL_TLB_FLUSH(vector))) {
535 smp_local_flush_tlb();
536 kstat_incr_irq_this_cpu(irq);
537 } else if (unlikely(IS_RESCHEDULE(vector))) {
538 kstat_incr_irq_this_cpu(irq);
539 } else {
540 struct pt_regs *old_regs = set_irq_regs(NULL);
541
542 ia64_setreg(_IA64_REG_CR_TPR, vector);
543 ia64_srlz_d();
544
545 /*
546 * Now try calling normal ia64_handle_irq as it would have got called
547 * from a real intr handler. Try passing null for pt_regs, hopefully
548 * it will work. I hope it works!.
549 * Probably could shared code.
550 */
551 if (unlikely(irq < 0)) {
552 printk(KERN_ERR "%s: Unexpected interrupt "
553 "vector %d on CPU %d not being mapped "
554 "to any IRQ!!\n", __func__, vector,
555 smp_processor_id());
556 } else {
557 vectors_in_migration[irq]=0;
558 generic_handle_irq(irq);
559 }
560 set_irq_regs(old_regs);
561
562 /*
563 * Disable interrupts and send EOI
564 */
565 local_irq_disable();
566 ia64_setreg(_IA64_REG_CR_TPR, saved_tpr);
567 }
568 ia64_eoi();
569 vector = ia64_get_ivr();
570 }
571 irq_exit();
572}
573#endif
574
575
576#ifdef CONFIG_SMP
577
578static irqreturn_t dummy_handler (int irq, void *dev_id)
579{
580 BUG();
581 return IRQ_NONE;
582}
583
584/*
585 * KVM uses this interrupt to force a cpu out of guest mode
586 */
587
588#endif
589
590void
591register_percpu_irq(ia64_vector vec, irq_handler_t handler, unsigned long flags,
592 const char *name)
593{
594 unsigned int irq;
595
596 irq = vec;
597 BUG_ON(bind_irq_vector(irq, vec, CPU_MASK_ALL));
598 irq_set_status_flags(irq, IRQ_PER_CPU);
599 irq_set_chip(irq, &irq_type_ia64_lsapic);
600 if (handler)
601 if (request_irq(irq, handler, flags, name, NULL))
602 pr_err("Failed to request irq %u (%s)\n", irq, name);
603 irq_set_handler(irq, handle_percpu_irq);
604}
605
606void __init
607ia64_native_register_ipi(void)
608{
609#ifdef CONFIG_SMP
610 register_percpu_irq(IA64_IPI_VECTOR, handle_IPI, 0, "IPI");
611 register_percpu_irq(IA64_IPI_RESCHEDULE, dummy_handler, 0, "resched");
612 register_percpu_irq(IA64_IPI_LOCAL_TLB_FLUSH, dummy_handler, 0,
613 "tlb_flush");
614#endif
615}
616
617void __init
618init_IRQ (void)
619{
620 acpi_boot_init();
621 ia64_register_ipi();
622 register_percpu_irq(IA64_SPURIOUS_INT_VECTOR, NULL, 0, NULL);
623#ifdef CONFIG_SMP
624 if (vector_domain_type != VECTOR_DOMAIN_NONE) {
625 register_percpu_irq(IA64_IRQ_MOVE_VECTOR,
626 smp_irq_move_cleanup_interrupt, 0,
627 "irq_move");
628 }
629#endif
630#ifdef CONFIG_PERFMON
631 pfm_init_percpu();
632#endif
633}
634
635void
636ia64_send_ipi (int cpu, int vector, int delivery_mode, int redirect)
637{
638 void __iomem *ipi_addr;
639 unsigned long ipi_data;
640 unsigned long phys_cpu_id;
641
642 phys_cpu_id = cpu_physical_id(cpu);
643
644 /*
645 * cpu number is in 8bit ID and 8bit EID
646 */
647
648 ipi_data = (delivery_mode << 8) | (vector & 0xff);
649 ipi_addr = ipi_base_addr + ((phys_cpu_id << 4) | ((redirect & 1) << 3));
650
651 writeq(ipi_data, ipi_addr);
652}