Loading...
1/*
2 * Copyright (C) 2017 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8/dts-v1/;
9
10#include "dra76x.dtsi"
11#include "dra7-evm-common.dtsi"
12#include "dra76x-mmc-iodelay.dtsi"
13#include <dt-bindings/net/ti-dp83867.h>
14
15/ {
16 model = "TI DRA762 EVM";
17 compatible = "ti,dra76-evm", "ti,dra762", "ti,dra7";
18
19 memory@0 {
20 device_type = "memory";
21 reg = <0x0 0x80000000 0x0 0x80000000>;
22 };
23
24 vsys_12v0: fixedregulator-vsys12v0 {
25 /* main supply */
26 compatible = "regulator-fixed";
27 regulator-name = "vsys_12v0";
28 regulator-min-microvolt = <12000000>;
29 regulator-max-microvolt = <12000000>;
30 regulator-always-on;
31 regulator-boot-on;
32 };
33
34 vsys_5v0: fixedregulator-vsys5v0 {
35 /* Output of Cntlr B of TPS43351-Q1 on dra76-evm */
36 compatible = "regulator-fixed";
37 regulator-name = "vsys_5v0";
38 regulator-min-microvolt = <5000000>;
39 regulator-max-microvolt = <5000000>;
40 vin-supply = <&vsys_12v0>;
41 regulator-always-on;
42 regulator-boot-on;
43 };
44
45 vsys_3v3: fixedregulator-vsys3v3 {
46 /* Output of Cntlr A of TPS43351-Q1 on dra76-evm */
47 compatible = "regulator-fixed";
48 regulator-name = "vsys_3v3";
49 regulator-min-microvolt = <3300000>;
50 regulator-max-microvolt = <3300000>;
51 vin-supply = <&vsys_12v0>;
52 regulator-always-on;
53 regulator-boot-on;
54 };
55
56 vio_3v3: fixedregulator-vio_3v3 {
57 compatible = "regulator-fixed";
58 regulator-name = "vio_3v3";
59 regulator-min-microvolt = <3300000>;
60 regulator-max-microvolt = <3300000>;
61 vin-supply = <&vsys_3v3>;
62 regulator-always-on;
63 regulator-boot-on;
64 };
65
66 vio_3v3_sd: fixedregulator-sd {
67 compatible = "regulator-fixed";
68 regulator-name = "vio_3v3_sd";
69 regulator-min-microvolt = <3300000>;
70 regulator-max-microvolt = <3300000>;
71 vin-supply = <&vio_3v3>;
72 enable-active-high;
73 gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
74 };
75
76 vio_1v8: fixedregulator-vio_1v8 {
77 compatible = "regulator-fixed";
78 regulator-name = "vio_1v8";
79 regulator-min-microvolt = <1800000>;
80 regulator-max-microvolt = <1800000>;
81 vin-supply = <&smps5_reg>;
82 };
83
84 vtt_fixed: fixedregulator-vtt {
85 compatible = "regulator-fixed";
86 regulator-name = "vtt_fixed";
87 regulator-min-microvolt = <1350000>;
88 regulator-max-microvolt = <1350000>;
89 vin-supply = <&vsys_3v3>;
90 regulator-always-on;
91 regulator-boot-on;
92 };
93
94 aic_dvdd: fixedregulator-aic_dvdd {
95 /* TPS77018DBVT */
96 compatible = "regulator-fixed";
97 regulator-name = "aic_dvdd";
98 vin-supply = <&vio_3v3>;
99 regulator-min-microvolt = <1800000>;
100 regulator-max-microvolt = <1800000>;
101 };
102};
103
104&i2c1 {
105 status = "okay";
106 clock-frequency = <400000>;
107
108 tps65917: tps65917@58 {
109 compatible = "ti,tps65917";
110 reg = <0x58>;
111 ti,system-power-controller;
112 ti,palmas-override-powerhold;
113 interrupt-controller;
114 #interrupt-cells = <2>;
115
116 tps65917_pmic {
117 compatible = "ti,tps65917-pmic";
118
119 smps12-in-supply = <&vsys_3v3>;
120 smps3-in-supply = <&vsys_3v3>;
121 smps4-in-supply = <&vsys_3v3>;
122 smps5-in-supply = <&vsys_3v3>;
123 ldo1-in-supply = <&vsys_3v3>;
124 ldo2-in-supply = <&vsys_3v3>;
125 ldo3-in-supply = <&vsys_5v0>;
126 ldo4-in-supply = <&vsys_5v0>;
127 ldo5-in-supply = <&vsys_3v3>;
128
129 tps65917_regulators: regulators {
130 smps12_reg: smps12 {
131 /* VDD_DSPEVE */
132 regulator-name = "smps12";
133 regulator-min-microvolt = <850000>;
134 regulator-max-microvolt = <1250000>;
135 regulator-always-on;
136 regulator-boot-on;
137 };
138
139 smps3_reg: smps3 {
140 /* VDD_CORE */
141 regulator-name = "smps3";
142 regulator-min-microvolt = <850000>;
143 regulator-max-microvolt = <1250000>;
144 regulator-boot-on;
145 regulator-always-on;
146 };
147
148 smps4_reg: smps4 {
149 /* VDD_IVA */
150 regulator-name = "smps4";
151 regulator-min-microvolt = <850000>;
152 regulator-max-microvolt = <1250000>;
153 regulator-always-on;
154 regulator-boot-on;
155 };
156
157 smps5_reg: smps5 {
158 /* VDDS1V8 */
159 regulator-name = "smps5";
160 regulator-min-microvolt = <1800000>;
161 regulator-max-microvolt = <1800000>;
162 regulator-boot-on;
163 regulator-always-on;
164 };
165
166 ldo1_reg: ldo1 {
167 /* LDO1_OUT --> VDA_PHY1_1V8 */
168 regulator-name = "ldo1";
169 regulator-min-microvolt = <1800000>;
170 regulator-max-microvolt = <1800000>;
171 regulator-always-on;
172 regulator-boot-on;
173 regulator-allow-bypass;
174 };
175
176 ldo2_reg: ldo2 {
177 /* LDO2_OUT --> VDA_PHY2_1V8 */
178 regulator-name = "ldo2";
179 regulator-min-microvolt = <1800000>;
180 regulator-max-microvolt = <1800000>;
181 regulator-allow-bypass;
182 regulator-always-on;
183 };
184
185 ldo3_reg: ldo3 {
186 /* VDA_USB_3V3 */
187 regulator-name = "ldo3";
188 regulator-min-microvolt = <3300000>;
189 regulator-max-microvolt = <3300000>;
190 regulator-boot-on;
191 regulator-always-on;
192 };
193
194 ldo5_reg: ldo5 {
195 /* VDDA_1V8_PLL */
196 regulator-name = "ldo5";
197 regulator-min-microvolt = <1800000>;
198 regulator-max-microvolt = <1800000>;
199 regulator-always-on;
200 regulator-boot-on;
201 };
202
203 ldo4_reg: ldo4 {
204 /* VDD_SDIO_DV */
205 regulator-name = "ldo4";
206 regulator-min-microvolt = <1800000>;
207 regulator-max-microvolt = <3300000>;
208 regulator-boot-on;
209 regulator-always-on;
210 };
211 };
212 };
213
214 tps65917_power_button {
215 compatible = "ti,palmas-pwrbutton";
216 interrupt-parent = <&tps65917>;
217 interrupts = <1 IRQ_TYPE_NONE>;
218 wakeup-source;
219 ti,palmas-long-press-seconds = <6>;
220 };
221 };
222
223 lp87565: lp87565@60 {
224 compatible = "ti,lp87565-q1";
225 reg = <0x60>;
226
227 buck10-in-supply =<&vsys_3v3>;
228 buck23-in-supply =<&vsys_3v3>;
229
230 regulators: regulators {
231 buck10_reg: buck10 {
232 /*VDD_MPU*/
233 regulator-name = "buck10";
234 regulator-min-microvolt = <850000>;
235 regulator-max-microvolt = <1250000>;
236 regulator-always-on;
237 regulator-boot-on;
238 };
239
240 buck23_reg: buck23 {
241 /* VDD_GPU*/
242 regulator-name = "buck23";
243 regulator-min-microvolt = <850000>;
244 regulator-max-microvolt = <1250000>;
245 regulator-boot-on;
246 regulator-always-on;
247 };
248 };
249 };
250
251 pcf_lcd: pcf8757@20 {
252 compatible = "ti,pcf8575", "nxp,pcf8575";
253 reg = <0x20>;
254 gpio-controller;
255 #gpio-cells = <2>;
256 interrupt-controller;
257 #interrupt-cells = <2>;
258 interrupt-parent = <&gpio1>;
259 interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
260 };
261
262 pcf_gpio_21: pcf8757@21 {
263 compatible = "ti,pcf8575", "nxp,pcf8575";
264 reg = <0x21>;
265 gpio-controller;
266 #gpio-cells = <2>;
267 interrupt-parent = <&gpio1>;
268 interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
269 interrupt-controller;
270 #interrupt-cells = <2>;
271 };
272
273 pcf_hdmi: pcf8575@26 {
274 compatible = "ti,pcf8575", "nxp,pcf8575";
275 reg = <0x26>;
276 gpio-controller;
277 #gpio-cells = <2>;
278 p1 {
279 /* vin6_sel_s0: high: VIN6, low: audio */
280 gpio-hog;
281 gpios = <1 GPIO_ACTIVE_HIGH>;
282 output-low;
283 line-name = "vin6_sel_s0";
284 };
285 };
286
287 tlv320aic3106: tlv320aic3106@19 {
288 #sound-dai-cells = <0>;
289 compatible = "ti,tlv320aic3106";
290 reg = <0x19>;
291 adc-settle-ms = <40>;
292 ai3x-micbias-vg = <1>; /* 2.0V */
293 status = "okay";
294
295 /* Regulators */
296 AVDD-supply = <&vio_3v3>;
297 IOVDD-supply = <&vio_3v3>;
298 DRVDD-supply = <&vio_3v3>;
299 DVDD-supply = <&aic_dvdd>;
300 };
301};
302
303&cpu0 {
304 vdd-supply = <&buck10_reg>;
305};
306
307&mmc1 {
308 status = "okay";
309 vmmc-supply = <&vio_3v3_sd>;
310 vmmc_aux-supply = <&ldo4_reg>;
311 bus-width = <4>;
312 /*
313 * SDCD signal is not being used here - using the fact that GPIO mode
314 * is always hardwired.
315 */
316 cd-gpios = <&gpio6 27 GPIO_ACTIVE_LOW>;
317 pinctrl-names = "default", "hs";
318 pinctrl-0 = <&mmc1_pins_default>;
319 pinctrl-1 = <&mmc1_pins_hs>;
320};
321
322&mmc2 {
323 status = "okay";
324 vmmc-supply = <&vio_1v8>;
325 vqmmc-supply = <&vio_1v8>;
326 bus-width = <8>;
327 pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v";
328 pinctrl-0 = <&mmc2_pins_default>;
329 pinctrl-1 = <&mmc2_pins_default>;
330 pinctrl-2 = <&mmc2_pins_default>;
331 pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_conf>;
332};
333
334/* No RTC on this device */
335&rtc {
336 status = "disabled";
337};
338
339&mac {
340 status = "okay";
341
342 dual_emac;
343};
344
345&cpsw_emac0 {
346 phy_id = <&davinci_mdio>, <2>;
347 phy-mode = "rgmii-id";
348 dual_emac_res_vlan = <1>;
349};
350
351&cpsw_emac1 {
352 phy_id = <&davinci_mdio>, <3>;
353 phy-mode = "rgmii-id";
354 dual_emac_res_vlan = <2>;
355};
356
357&davinci_mdio {
358 dp83867_0: ethernet-phy@2 {
359 reg = <2>;
360 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
361 ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
362 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
363 ti,min-output-impedance;
364 ti,dp83867-rxctrl-strap-quirk;
365 };
366
367 dp83867_1: ethernet-phy@3 {
368 reg = <3>;
369 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
370 ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
371 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
372 ti,min-output-impedance;
373 ti,dp83867-rxctrl-strap-quirk;
374 };
375};
376
377&usb2_phy1 {
378 phy-supply = <&ldo3_reg>;
379};
380
381&usb2_phy2 {
382 phy-supply = <&ldo3_reg>;
383};
384
385&qspi {
386 spi-max-frequency = <96000000>;
387 m25p80@0 {
388 spi-max-frequency = <96000000>;
389 };
390};
391
392&pcie2_phy {
393 status = "okay";
394};
395
396&pcie1_rc {
397 num-lanes = <2>;
398 phys = <&pcie1_phy>, <&pcie2_phy>;
399 phy-names = "pcie-phy0", "pcie-phy1";
400};
401
402&pcie1_ep {
403 num-lanes = <2>;
404 phys = <&pcie1_phy>, <&pcie2_phy>;
405 phy-names = "pcie-phy0", "pcie-phy1";
406};
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2017 Texas Instruments Incorporated - https://www.ti.com/
4 */
5/dts-v1/;
6
7#include "dra76x.dtsi"
8#include "dra7-evm-common.dtsi"
9#include "dra76x-mmc-iodelay.dtsi"
10#include <dt-bindings/net/ti-dp83867.h>
11
12/ {
13 model = "TI DRA762 EVM";
14 compatible = "ti,dra76-evm", "ti,dra762", "ti,dra7";
15
16 aliases {
17 display0 = &hdmi0;
18
19 sound0 = &sound0;
20 sound1 = &hdmi;
21 };
22
23 memory@0 {
24 device_type = "memory";
25 reg = <0x0 0x80000000 0x0 0x80000000>;
26 };
27
28 reserved-memory {
29 #address-cells = <2>;
30 #size-cells = <2>;
31 ranges;
32
33 ipu2_cma_pool: ipu2_cma@95800000 {
34 compatible = "shared-dma-pool";
35 reg = <0x0 0x95800000 0x0 0x3800000>;
36 reusable;
37 status = "okay";
38 };
39
40 dsp1_cma_pool: dsp1_cma@99000000 {
41 compatible = "shared-dma-pool";
42 reg = <0x0 0x99000000 0x0 0x4000000>;
43 reusable;
44 status = "okay";
45 };
46
47 ipu1_cma_pool: ipu1_cma@9d000000 {
48 compatible = "shared-dma-pool";
49 reg = <0x0 0x9d000000 0x0 0x2000000>;
50 reusable;
51 status = "okay";
52 };
53
54 dsp2_cma_pool: dsp2_cma@9f000000 {
55 compatible = "shared-dma-pool";
56 reg = <0x0 0x9f000000 0x0 0x800000>;
57 reusable;
58 status = "okay";
59 };
60 };
61
62 vsys_12v0: fixedregulator-vsys12v0 {
63 /* main supply */
64 compatible = "regulator-fixed";
65 regulator-name = "vsys_12v0";
66 regulator-min-microvolt = <12000000>;
67 regulator-max-microvolt = <12000000>;
68 regulator-always-on;
69 regulator-boot-on;
70 };
71
72 vsys_5v0: fixedregulator-vsys5v0 {
73 /* Output of Cntlr B of TPS43351-Q1 on dra76-evm */
74 compatible = "regulator-fixed";
75 regulator-name = "vsys_5v0";
76 regulator-min-microvolt = <5000000>;
77 regulator-max-microvolt = <5000000>;
78 vin-supply = <&vsys_12v0>;
79 regulator-always-on;
80 regulator-boot-on;
81 };
82
83 vio_3v6: fixedregulator-vio_3v6 {
84 compatible = "regulator-fixed";
85 regulator-name = "vio_3v6";
86 regulator-min-microvolt = <3600000>;
87 regulator-max-microvolt = <3600000>;
88 vin-supply = <&vsys_5v0>;
89 regulator-always-on;
90 regulator-boot-on;
91 };
92
93 vsys_3v3: fixedregulator-vsys3v3 {
94 /* Output of Cntlr A of TPS43351-Q1 on dra76-evm */
95 compatible = "regulator-fixed";
96 regulator-name = "vsys_3v3";
97 regulator-min-microvolt = <3300000>;
98 regulator-max-microvolt = <3300000>;
99 vin-supply = <&vsys_12v0>;
100 regulator-always-on;
101 regulator-boot-on;
102 };
103
104 vio_3v3: fixedregulator-vio_3v3 {
105 compatible = "regulator-fixed";
106 regulator-name = "vio_3v3";
107 regulator-min-microvolt = <3300000>;
108 regulator-max-microvolt = <3300000>;
109 vin-supply = <&vsys_3v3>;
110 regulator-always-on;
111 regulator-boot-on;
112 };
113
114 vio_3v3_sd: fixedregulator-sd {
115 compatible = "regulator-fixed";
116 regulator-name = "vio_3v3_sd";
117 regulator-min-microvolt = <3300000>;
118 regulator-max-microvolt = <3300000>;
119 vin-supply = <&vio_3v3>;
120 enable-active-high;
121 gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
122 };
123
124 vio_1v8: fixedregulator-vio_1v8 {
125 compatible = "regulator-fixed";
126 regulator-name = "vio_1v8";
127 regulator-min-microvolt = <1800000>;
128 regulator-max-microvolt = <1800000>;
129 vin-supply = <&smps5_reg>;
130 };
131
132 vmmcwl_fixed: fixedregulator-mmcwl {
133 compatible = "regulator-fixed";
134 regulator-name = "vmmcwl_fixed";
135 regulator-min-microvolt = <1800000>;
136 regulator-max-microvolt = <1800000>;
137 gpio = <&gpio5 8 0>; /* gpio5_8 */
138 startup-delay-us = <70000>;
139 enable-active-high;
140 };
141
142 vtt_fixed: fixedregulator-vtt {
143 compatible = "regulator-fixed";
144 regulator-name = "vtt_fixed";
145 regulator-min-microvolt = <1350000>;
146 regulator-max-microvolt = <1350000>;
147 vin-supply = <&vsys_3v3>;
148 regulator-always-on;
149 regulator-boot-on;
150 };
151
152 aic_dvdd: fixedregulator-aic_dvdd {
153 /* TPS77018DBVT */
154 compatible = "regulator-fixed";
155 regulator-name = "aic_dvdd";
156 vin-supply = <&vio_3v3>;
157 regulator-min-microvolt = <1800000>;
158 regulator-max-microvolt = <1800000>;
159 };
160
161 clk_ov5640_fixed: clock {
162 compatible = "fixed-clock";
163 #clock-cells = <0>;
164 clock-frequency = <24000000>;
165 };
166
167 hdmi0: connector {
168 compatible = "hdmi-connector";
169 label = "hdmi";
170
171 type = "a";
172
173 port {
174 hdmi_connector_in: endpoint {
175 remote-endpoint = <&tpd12s015_out>;
176 };
177 };
178 };
179
180 tpd12s015: encoder {
181 compatible = "ti,tpd12s015";
182
183 gpios = <&gpio7 30 GPIO_ACTIVE_HIGH>, /* gpio7_30, CT CP HPD */
184 <&gpio7 31 GPIO_ACTIVE_HIGH>, /* gpio7_31, LS OE */
185 <&gpio7 12 GPIO_ACTIVE_HIGH>; /* gpio7_12/sp1_cs2, HPD */
186
187 ports {
188 #address-cells = <1>;
189 #size-cells = <0>;
190
191 port@0 {
192 reg = <0>;
193
194 tpd12s015_in: endpoint {
195 remote-endpoint = <&hdmi_out>;
196 };
197 };
198
199 port@1 {
200 reg = <1>;
201
202 tpd12s015_out: endpoint {
203 remote-endpoint = <&hdmi_connector_in>;
204 };
205 };
206 };
207 };
208};
209
210&i2c1 {
211 status = "okay";
212 clock-frequency = <400000>;
213
214 tps65917: tps65917@58 {
215 compatible = "ti,tps65917";
216 reg = <0x58>;
217 ti,system-power-controller;
218 ti,palmas-override-powerhold;
219 interrupt-controller;
220 #interrupt-cells = <2>;
221
222 tps65917_pmic {
223 compatible = "ti,tps65917-pmic";
224
225 smps12-in-supply = <&vsys_3v3>;
226 smps3-in-supply = <&vsys_3v3>;
227 smps4-in-supply = <&vsys_3v3>;
228 smps5-in-supply = <&vsys_3v3>;
229 ldo1-in-supply = <&vsys_3v3>;
230 ldo2-in-supply = <&vsys_3v3>;
231 ldo3-in-supply = <&vsys_5v0>;
232 ldo4-in-supply = <&vsys_5v0>;
233 ldo5-in-supply = <&vsys_3v3>;
234
235 tps65917_regulators: regulators {
236 smps12_reg: smps12 {
237 /* VDD_DSPEVE */
238 regulator-name = "smps12";
239 regulator-min-microvolt = <850000>;
240 regulator-max-microvolt = <1250000>;
241 regulator-always-on;
242 regulator-boot-on;
243 };
244
245 smps3_reg: smps3 {
246 /* VDD_CORE */
247 regulator-name = "smps3";
248 regulator-min-microvolt = <850000>;
249 regulator-max-microvolt = <1250000>;
250 regulator-boot-on;
251 regulator-always-on;
252 };
253
254 smps4_reg: smps4 {
255 /* VDD_IVA */
256 regulator-name = "smps4";
257 regulator-min-microvolt = <850000>;
258 regulator-max-microvolt = <1250000>;
259 regulator-always-on;
260 regulator-boot-on;
261 };
262
263 smps5_reg: smps5 {
264 /* VDDS1V8 */
265 regulator-name = "smps5";
266 regulator-min-microvolt = <1800000>;
267 regulator-max-microvolt = <1800000>;
268 regulator-boot-on;
269 regulator-always-on;
270 };
271
272 ldo1_reg: ldo1 {
273 /* LDO1_OUT --> VDA_PHY1_1V8 */
274 regulator-name = "ldo1";
275 regulator-min-microvolt = <1800000>;
276 regulator-max-microvolt = <1800000>;
277 regulator-always-on;
278 regulator-boot-on;
279 regulator-allow-bypass;
280 };
281
282 ldo2_reg: ldo2 {
283 /* LDO2_OUT --> VDA_PHY2_1V8 */
284 regulator-name = "ldo2";
285 regulator-min-microvolt = <1800000>;
286 regulator-max-microvolt = <1800000>;
287 regulator-allow-bypass;
288 regulator-always-on;
289 };
290
291 ldo3_reg: ldo3 {
292 /* VDA_USB_3V3 */
293 regulator-name = "ldo3";
294 regulator-min-microvolt = <3300000>;
295 regulator-max-microvolt = <3300000>;
296 regulator-boot-on;
297 regulator-always-on;
298 };
299
300 ldo5_reg: ldo5 {
301 /* VDDA_1V8_PLL */
302 regulator-name = "ldo5";
303 regulator-min-microvolt = <1800000>;
304 regulator-max-microvolt = <1800000>;
305 regulator-always-on;
306 regulator-boot-on;
307 };
308
309 ldo4_reg: ldo4 {
310 /* VDD_SDIO_DV */
311 regulator-name = "ldo4";
312 regulator-min-microvolt = <1800000>;
313 regulator-max-microvolt = <3300000>;
314 regulator-boot-on;
315 regulator-always-on;
316 };
317 };
318 };
319
320 tps65917_power_button {
321 compatible = "ti,palmas-pwrbutton";
322 interrupt-parent = <&tps65917>;
323 interrupts = <1 IRQ_TYPE_NONE>;
324 wakeup-source;
325 ti,palmas-long-press-seconds = <6>;
326 };
327 };
328
329 lp87565: lp87565@60 {
330 compatible = "ti,lp87565-q1";
331 reg = <0x60>;
332
333 buck10-in-supply =<&vsys_3v3>;
334 buck23-in-supply =<&vsys_3v3>;
335
336 regulators: regulators {
337 buck10_reg: buck10 {
338 /*VDD_MPU*/
339 regulator-name = "buck10";
340 regulator-min-microvolt = <850000>;
341 regulator-max-microvolt = <1250000>;
342 regulator-always-on;
343 regulator-boot-on;
344 };
345
346 buck23_reg: buck23 {
347 /* VDD_GPU*/
348 regulator-name = "buck23";
349 regulator-min-microvolt = <850000>;
350 regulator-max-microvolt = <1250000>;
351 regulator-boot-on;
352 regulator-always-on;
353 };
354 };
355 };
356
357 pcf_lcd: pcf8757@20 {
358 compatible = "ti,pcf8575", "nxp,pcf8575";
359 reg = <0x20>;
360 gpio-controller;
361 #gpio-cells = <2>;
362 interrupt-controller;
363 #interrupt-cells = <2>;
364 interrupt-parent = <&gpio1>;
365 interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
366 };
367
368 pcf_gpio_21: pcf8757@21 {
369 compatible = "ti,pcf8575", "nxp,pcf8575";
370 reg = <0x21>;
371 gpio-controller;
372 #gpio-cells = <2>;
373 interrupt-parent = <&gpio1>;
374 interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
375 interrupt-controller;
376 #interrupt-cells = <2>;
377 };
378
379 pcf_hdmi: pcf8575@26 {
380 compatible = "ti,pcf8575", "nxp,pcf8575";
381 reg = <0x26>;
382 gpio-controller;
383 #gpio-cells = <2>;
384 p1 {
385 /* vin6_sel_s0: high: VIN6, low: audio */
386 gpio-hog;
387 gpios = <1 GPIO_ACTIVE_HIGH>;
388 output-low;
389 line-name = "vin6_sel_s0";
390 };
391 };
392
393 tlv320aic3106: tlv320aic3106@19 {
394 #sound-dai-cells = <0>;
395 compatible = "ti,tlv320aic3106";
396 reg = <0x19>;
397 adc-settle-ms = <40>;
398 ai3x-micbias-vg = <1>; /* 2.0V */
399 status = "okay";
400
401 /* Regulators */
402 AVDD-supply = <&vio_3v3>;
403 IOVDD-supply = <&vio_3v3>;
404 DRVDD-supply = <&vio_3v3>;
405 DVDD-supply = <&aic_dvdd>;
406 };
407};
408
409&i2c5 {
410 status = "okay";
411 clock-frequency = <400000>;
412
413 ov5640@3c {
414 compatible = "ovti,ov5640";
415 reg = <0x3c>;
416
417 clocks = <&clk_ov5640_fixed>;
418 clock-names = "xclk";
419
420 port {
421 csi2_cam0: endpoint {
422 remote-endpoint = <&csi2_phy0>;
423 clock-lanes = <0>;
424 data-lanes = <1 2>;
425 };
426 };
427 };
428};
429
430&cpu0 {
431 vdd-supply = <&buck10_reg>;
432};
433
434&mmc1 {
435 status = "okay";
436 vmmc-supply = <&vio_3v3_sd>;
437 vqmmc-supply = <&ldo4_reg>;
438 bus-width = <4>;
439 /*
440 * SDCD signal is not being used here - using the fact that GPIO mode
441 * is always hardwired.
442 */
443 cd-gpios = <&gpio6 27 GPIO_ACTIVE_LOW>;
444 pinctrl-names = "default", "hs";
445 pinctrl-0 = <&mmc1_pins_default>;
446 pinctrl-1 = <&mmc1_pins_hs>;
447};
448
449&mmc2 {
450 status = "okay";
451 vmmc-supply = <&vio_1v8>;
452 vqmmc-supply = <&vio_1v8>;
453 bus-width = <8>;
454 non-removable;
455 pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v";
456 pinctrl-0 = <&mmc2_pins_default>;
457 pinctrl-1 = <&mmc2_pins_default>;
458 pinctrl-2 = <&mmc2_pins_default>;
459 pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_conf>;
460};
461
462&mmc4 {
463 status = "okay";
464 vmmc-supply = <&vio_3v6>;
465 vqmmc-supply = <&vmmcwl_fixed>;
466 pinctrl-names = "default", "hs", "sdr12", "sdr25";
467 pinctrl-0 = <&mmc4_pins_hs &mmc4_iodelay_default_conf>;
468 pinctrl-1 = <&mmc4_pins_hs &mmc4_iodelay_manual1_conf>;
469 pinctrl-2 = <&mmc4_pins_hs &mmc4_iodelay_manual1_conf>;
470 pinctrl-3 = <&mmc4_pins_hs &mmc4_iodelay_manual1_conf>;
471};
472
473/* No RTC on this device */
474&rtc {
475 status = "disabled";
476};
477
478&mac {
479 status = "okay";
480
481 dual_emac;
482};
483
484&cpsw_emac0 {
485 phy-handle = <&dp83867_0>;
486 phy-mode = "rgmii-id";
487 dual_emac_res_vlan = <1>;
488};
489
490&cpsw_emac1 {
491 phy-handle = <&dp83867_1>;
492 phy-mode = "rgmii-id";
493 dual_emac_res_vlan = <2>;
494};
495
496&davinci_mdio {
497 dp83867_0: ethernet-phy@2 {
498 reg = <2>;
499 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
500 ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
501 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
502 ti,min-output-impedance;
503 ti,dp83867-rxctrl-strap-quirk;
504 };
505
506 dp83867_1: ethernet-phy@3 {
507 reg = <3>;
508 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
509 ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
510 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
511 ti,min-output-impedance;
512 ti,dp83867-rxctrl-strap-quirk;
513 };
514};
515
516&usb2_phy1 {
517 phy-supply = <&ldo3_reg>;
518};
519
520&usb2_phy2 {
521 phy-supply = <&ldo3_reg>;
522};
523
524&dss {
525 status = "ok";
526 vdda_video-supply = <&ldo5_reg>;
527};
528
529&hdmi {
530 status = "ok";
531
532 vdda-supply = <&ldo1_reg>;
533
534 port {
535 hdmi_out: endpoint {
536 remote-endpoint = <&tpd12s015_in>;
537 };
538 };
539};
540
541&qspi {
542 spi-max-frequency = <96000000>;
543 m25p80@0 {
544 spi-max-frequency = <96000000>;
545 };
546};
547
548&pcie2_phy {
549 status = "okay";
550};
551
552&pcie1_rc {
553 num-lanes = <2>;
554 phys = <&pcie1_phy>, <&pcie2_phy>;
555 phy-names = "pcie-phy0", "pcie-phy1";
556};
557
558&pcie1_ep {
559 num-lanes = <2>;
560 phys = <&pcie1_phy>, <&pcie2_phy>;
561 phy-names = "pcie-phy0", "pcie-phy1";
562};
563
564&extcon_usb1 {
565 vbus-gpio = <&pcf_lcd 14 GPIO_ACTIVE_HIGH>;
566};
567
568&extcon_usb2 {
569 vbus-gpio = <&pcf_lcd 15 GPIO_ACTIVE_HIGH>;
570};
571
572&m_can0 {
573 can-transceiver {
574 max-bitrate = <5000000>;
575 };
576};
577
578&csi2_0 {
579 csi2_phy0: endpoint {
580 remote-endpoint = <&csi2_cam0>;
581 clock-lanes = <0>;
582 data-lanes = <1 2>;
583 };
584};
585
586&ipu2 {
587 status = "okay";
588 memory-region = <&ipu2_cma_pool>;
589};
590
591&ipu1 {
592 status = "okay";
593 memory-region = <&ipu1_cma_pool>;
594};
595
596&dsp1 {
597 status = "okay";
598 memory-region = <&dsp1_cma_pool>;
599};
600
601&dsp2 {
602 status = "okay";
603 memory-region = <&dsp2_cma_pool>;
604};