Loading...
1/*
2 * Copyright (C) 2016 Neil Armstrong <narmstrong@baylibre.com>
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms and conditions of the GNU General Public License,
6 * version 2, as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope it will be useful, but WITHOUT
9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11 * more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16
17#ifndef DT_RESET_OXSEMI_OX810SE_H
18#define DT_RESET_OXSEMI_OX810SE_H
19
20#define RESET_ARM 0
21#define RESET_COPRO 1
22/* Reserved 2 */
23/* Reserved 3 */
24#define RESET_USBHS 4
25#define RESET_USBHSPHY 5
26#define RESET_MAC 6
27#define RESET_PCI 7
28#define RESET_DMA 8
29#define RESET_DPE 9
30#define RESET_DDR 10
31#define RESET_SATA 11
32#define RESET_SATA_LINK 12
33#define RESET_SATA_PHY 13
34 /* Reserved 14 */
35#define RESET_NAND 15
36#define RESET_GPIO 16
37#define RESET_UART1 17
38#define RESET_UART2 18
39#define RESET_MISC 19
40#define RESET_I2S 20
41#define RESET_AHB_MON 21
42#define RESET_UART3 22
43#define RESET_UART4 23
44#define RESET_SGDMA 24
45/* Reserved 25 */
46/* Reserved 26 */
47/* Reserved 27 */
48/* Reserved 28 */
49/* Reserved 29 */
50/* Reserved 30 */
51#define RESET_BUS 31
52
53#endif /* DT_RESET_OXSEMI_OX810SE_H */
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2016 Neil Armstrong <narmstrong@baylibre.com>
4 */
5
6#ifndef DT_RESET_OXSEMI_OX810SE_H
7#define DT_RESET_OXSEMI_OX810SE_H
8
9#define RESET_ARM 0
10#define RESET_COPRO 1
11/* Reserved 2 */
12/* Reserved 3 */
13#define RESET_USBHS 4
14#define RESET_USBHSPHY 5
15#define RESET_MAC 6
16#define RESET_PCI 7
17#define RESET_DMA 8
18#define RESET_DPE 9
19#define RESET_DDR 10
20#define RESET_SATA 11
21#define RESET_SATA_LINK 12
22#define RESET_SATA_PHY 13
23 /* Reserved 14 */
24#define RESET_NAND 15
25#define RESET_GPIO 16
26#define RESET_UART1 17
27#define RESET_UART2 18
28#define RESET_MISC 19
29#define RESET_I2S 20
30#define RESET_AHB_MON 21
31#define RESET_UART3 22
32#define RESET_UART4 23
33#define RESET_SGDMA 24
34/* Reserved 25 */
35/* Reserved 26 */
36/* Reserved 27 */
37/* Reserved 28 */
38/* Reserved 29 */
39/* Reserved 30 */
40#define RESET_BUS 31
41
42#endif /* DT_RESET_OXSEMI_OX810SE_H */