Loading...
1/*
2 * Broadcom Starfighter 2 DSA switch driver
3 *
4 * Copyright (C) 2014, Broadcom Corporation
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
11
12#include <linux/list.h>
13#include <linux/module.h>
14#include <linux/netdevice.h>
15#include <linux/interrupt.h>
16#include <linux/platform_device.h>
17#include <linux/phy.h>
18#include <linux/phy_fixed.h>
19#include <linux/mii.h>
20#include <linux/of.h>
21#include <linux/of_irq.h>
22#include <linux/of_address.h>
23#include <linux/of_net.h>
24#include <linux/of_mdio.h>
25#include <net/dsa.h>
26#include <linux/ethtool.h>
27#include <linux/if_bridge.h>
28#include <linux/brcmphy.h>
29#include <linux/etherdevice.h>
30#include <linux/platform_data/b53.h>
31
32#include "bcm_sf2.h"
33#include "bcm_sf2_regs.h"
34#include "b53/b53_priv.h"
35#include "b53/b53_regs.h"
36
37static void bcm_sf2_imp_setup(struct dsa_switch *ds, int port)
38{
39 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
40 unsigned int i;
41 u32 reg, offset;
42
43 if (priv->type == BCM7445_DEVICE_ID)
44 offset = CORE_STS_OVERRIDE_IMP;
45 else
46 offset = CORE_STS_OVERRIDE_IMP2;
47
48 /* Enable the port memories */
49 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
50 reg &= ~P_TXQ_PSM_VDD(port);
51 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
52
53 /* Enable Broadcast, Multicast, Unicast forwarding to IMP port */
54 reg = core_readl(priv, CORE_IMP_CTL);
55 reg |= (RX_BCST_EN | RX_MCST_EN | RX_UCST_EN);
56 reg &= ~(RX_DIS | TX_DIS);
57 core_writel(priv, reg, CORE_IMP_CTL);
58
59 /* Enable forwarding */
60 core_writel(priv, SW_FWDG_EN, CORE_SWMODE);
61
62 /* Enable IMP port in dumb mode */
63 reg = core_readl(priv, CORE_SWITCH_CTRL);
64 reg |= MII_DUMB_FWDG_EN;
65 core_writel(priv, reg, CORE_SWITCH_CTRL);
66
67 /* Configure Traffic Class to QoS mapping, allow each priority to map
68 * to a different queue number
69 */
70 reg = core_readl(priv, CORE_PORT_TC2_QOS_MAP_PORT(port));
71 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++)
72 reg |= i << (PRT_TO_QID_SHIFT * i);
73 core_writel(priv, reg, CORE_PORT_TC2_QOS_MAP_PORT(port));
74
75 b53_brcm_hdr_setup(ds, port);
76
77 /* Force link status for IMP port */
78 reg = core_readl(priv, offset);
79 reg |= (MII_SW_OR | LINK_STS);
80 core_writel(priv, reg, offset);
81}
82
83static void bcm_sf2_gphy_enable_set(struct dsa_switch *ds, bool enable)
84{
85 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
86 u32 reg;
87
88 reg = reg_readl(priv, REG_SPHY_CNTRL);
89 if (enable) {
90 reg |= PHY_RESET;
91 reg &= ~(EXT_PWR_DOWN | IDDQ_BIAS | IDDQ_GLOBAL_PWR | CK25_DIS);
92 reg_writel(priv, reg, REG_SPHY_CNTRL);
93 udelay(21);
94 reg = reg_readl(priv, REG_SPHY_CNTRL);
95 reg &= ~PHY_RESET;
96 } else {
97 reg |= EXT_PWR_DOWN | IDDQ_BIAS | PHY_RESET;
98 reg_writel(priv, reg, REG_SPHY_CNTRL);
99 mdelay(1);
100 reg |= CK25_DIS;
101 }
102 reg_writel(priv, reg, REG_SPHY_CNTRL);
103
104 /* Use PHY-driven LED signaling */
105 if (!enable) {
106 reg = reg_readl(priv, REG_LED_CNTRL(0));
107 reg |= SPDLNK_SRC_SEL;
108 reg_writel(priv, reg, REG_LED_CNTRL(0));
109 }
110}
111
112static inline void bcm_sf2_port_intr_enable(struct bcm_sf2_priv *priv,
113 int port)
114{
115 unsigned int off;
116
117 switch (port) {
118 case 7:
119 off = P7_IRQ_OFF;
120 break;
121 case 0:
122 /* Port 0 interrupts are located on the first bank */
123 intrl2_0_mask_clear(priv, P_IRQ_MASK(P0_IRQ_OFF));
124 return;
125 default:
126 off = P_IRQ_OFF(port);
127 break;
128 }
129
130 intrl2_1_mask_clear(priv, P_IRQ_MASK(off));
131}
132
133static inline void bcm_sf2_port_intr_disable(struct bcm_sf2_priv *priv,
134 int port)
135{
136 unsigned int off;
137
138 switch (port) {
139 case 7:
140 off = P7_IRQ_OFF;
141 break;
142 case 0:
143 /* Port 0 interrupts are located on the first bank */
144 intrl2_0_mask_set(priv, P_IRQ_MASK(P0_IRQ_OFF));
145 intrl2_0_writel(priv, P_IRQ_MASK(P0_IRQ_OFF), INTRL2_CPU_CLEAR);
146 return;
147 default:
148 off = P_IRQ_OFF(port);
149 break;
150 }
151
152 intrl2_1_mask_set(priv, P_IRQ_MASK(off));
153 intrl2_1_writel(priv, P_IRQ_MASK(off), INTRL2_CPU_CLEAR);
154}
155
156static int bcm_sf2_port_setup(struct dsa_switch *ds, int port,
157 struct phy_device *phy)
158{
159 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
160 unsigned int i;
161 u32 reg;
162
163 /* Clear the memory power down */
164 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
165 reg &= ~P_TXQ_PSM_VDD(port);
166 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
167
168 /* Enable Broadcom tags for that port if requested */
169 if (priv->brcm_tag_mask & BIT(port))
170 b53_brcm_hdr_setup(ds, port);
171
172 /* Configure Traffic Class to QoS mapping, allow each priority to map
173 * to a different queue number
174 */
175 reg = core_readl(priv, CORE_PORT_TC2_QOS_MAP_PORT(port));
176 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++)
177 reg |= i << (PRT_TO_QID_SHIFT * i);
178 core_writel(priv, reg, CORE_PORT_TC2_QOS_MAP_PORT(port));
179
180 /* Re-enable the GPHY and re-apply workarounds */
181 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1) {
182 bcm_sf2_gphy_enable_set(ds, true);
183 if (phy) {
184 /* if phy_stop() has been called before, phy
185 * will be in halted state, and phy_start()
186 * will call resume.
187 *
188 * the resume path does not configure back
189 * autoneg settings, and since we hard reset
190 * the phy manually here, we need to reset the
191 * state machine also.
192 */
193 phy->state = PHY_READY;
194 phy_init_hw(phy);
195 }
196 }
197
198 /* Enable MoCA port interrupts to get notified */
199 if (port == priv->moca_port)
200 bcm_sf2_port_intr_enable(priv, port);
201
202 /* Set per-queue pause threshold to 32 */
203 core_writel(priv, 32, CORE_TXQ_THD_PAUSE_QN_PORT(port));
204
205 /* Set ACB threshold to 24 */
206 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++) {
207 reg = acb_readl(priv, ACB_QUEUE_CFG(port *
208 SF2_NUM_EGRESS_QUEUES + i));
209 reg &= ~XOFF_THRESHOLD_MASK;
210 reg |= 24;
211 acb_writel(priv, reg, ACB_QUEUE_CFG(port *
212 SF2_NUM_EGRESS_QUEUES + i));
213 }
214
215 return b53_enable_port(ds, port, phy);
216}
217
218static void bcm_sf2_port_disable(struct dsa_switch *ds, int port,
219 struct phy_device *phy)
220{
221 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
222 u32 off, reg;
223
224 if (priv->wol_ports_mask & (1 << port))
225 return;
226
227 if (port == priv->moca_port)
228 bcm_sf2_port_intr_disable(priv, port);
229
230 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1)
231 bcm_sf2_gphy_enable_set(ds, false);
232
233 if (dsa_is_cpu_port(ds, port))
234 off = CORE_IMP_CTL;
235 else
236 off = CORE_G_PCTL_PORT(port);
237
238 b53_disable_port(ds, port, phy);
239
240 /* Power down the port memory */
241 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
242 reg |= P_TXQ_PSM_VDD(port);
243 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
244}
245
246
247static int bcm_sf2_sw_indir_rw(struct bcm_sf2_priv *priv, int op, int addr,
248 int regnum, u16 val)
249{
250 int ret = 0;
251 u32 reg;
252
253 reg = reg_readl(priv, REG_SWITCH_CNTRL);
254 reg |= MDIO_MASTER_SEL;
255 reg_writel(priv, reg, REG_SWITCH_CNTRL);
256
257 /* Page << 8 | offset */
258 reg = 0x70;
259 reg <<= 2;
260 core_writel(priv, addr, reg);
261
262 /* Page << 8 | offset */
263 reg = 0x80 << 8 | regnum << 1;
264 reg <<= 2;
265
266 if (op)
267 ret = core_readl(priv, reg);
268 else
269 core_writel(priv, val, reg);
270
271 reg = reg_readl(priv, REG_SWITCH_CNTRL);
272 reg &= ~MDIO_MASTER_SEL;
273 reg_writel(priv, reg, REG_SWITCH_CNTRL);
274
275 return ret & 0xffff;
276}
277
278static int bcm_sf2_sw_mdio_read(struct mii_bus *bus, int addr, int regnum)
279{
280 struct bcm_sf2_priv *priv = bus->priv;
281
282 /* Intercept reads from Broadcom pseudo-PHY address, else, send
283 * them to our master MDIO bus controller
284 */
285 if (addr == BRCM_PSEUDO_PHY_ADDR && priv->indir_phy_mask & BIT(addr))
286 return bcm_sf2_sw_indir_rw(priv, 1, addr, regnum, 0);
287 else
288 return mdiobus_read_nested(priv->master_mii_bus, addr, regnum);
289}
290
291static int bcm_sf2_sw_mdio_write(struct mii_bus *bus, int addr, int regnum,
292 u16 val)
293{
294 struct bcm_sf2_priv *priv = bus->priv;
295
296 /* Intercept writes to the Broadcom pseudo-PHY address, else,
297 * send them to our master MDIO bus controller
298 */
299 if (addr == BRCM_PSEUDO_PHY_ADDR && priv->indir_phy_mask & BIT(addr))
300 bcm_sf2_sw_indir_rw(priv, 0, addr, regnum, val);
301 else
302 mdiobus_write_nested(priv->master_mii_bus, addr, regnum, val);
303
304 return 0;
305}
306
307static irqreturn_t bcm_sf2_switch_0_isr(int irq, void *dev_id)
308{
309 struct bcm_sf2_priv *priv = dev_id;
310
311 priv->irq0_stat = intrl2_0_readl(priv, INTRL2_CPU_STATUS) &
312 ~priv->irq0_mask;
313 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR);
314
315 return IRQ_HANDLED;
316}
317
318static irqreturn_t bcm_sf2_switch_1_isr(int irq, void *dev_id)
319{
320 struct bcm_sf2_priv *priv = dev_id;
321
322 priv->irq1_stat = intrl2_1_readl(priv, INTRL2_CPU_STATUS) &
323 ~priv->irq1_mask;
324 intrl2_1_writel(priv, priv->irq1_stat, INTRL2_CPU_CLEAR);
325
326 if (priv->irq1_stat & P_LINK_UP_IRQ(P7_IRQ_OFF))
327 priv->port_sts[7].link = 1;
328 if (priv->irq1_stat & P_LINK_DOWN_IRQ(P7_IRQ_OFF))
329 priv->port_sts[7].link = 0;
330
331 return IRQ_HANDLED;
332}
333
334static int bcm_sf2_sw_rst(struct bcm_sf2_priv *priv)
335{
336 unsigned int timeout = 1000;
337 u32 reg;
338
339 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
340 reg |= SOFTWARE_RESET | EN_CHIP_RST | EN_SW_RESET;
341 core_writel(priv, reg, CORE_WATCHDOG_CTRL);
342
343 do {
344 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
345 if (!(reg & SOFTWARE_RESET))
346 break;
347
348 usleep_range(1000, 2000);
349 } while (timeout-- > 0);
350
351 if (timeout == 0)
352 return -ETIMEDOUT;
353
354 return 0;
355}
356
357static void bcm_sf2_intr_disable(struct bcm_sf2_priv *priv)
358{
359 intrl2_0_mask_set(priv, 0xffffffff);
360 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
361 intrl2_1_mask_set(priv, 0xffffffff);
362 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
363}
364
365static void bcm_sf2_identify_ports(struct bcm_sf2_priv *priv,
366 struct device_node *dn)
367{
368 struct device_node *port;
369 int mode;
370 unsigned int port_num;
371
372 priv->moca_port = -1;
373
374 for_each_available_child_of_node(dn, port) {
375 if (of_property_read_u32(port, "reg", &port_num))
376 continue;
377
378 /* Internal PHYs get assigned a specific 'phy-mode' property
379 * value: "internal" to help flag them before MDIO probing
380 * has completed, since they might be turned off at that
381 * time
382 */
383 mode = of_get_phy_mode(port);
384 if (mode < 0)
385 continue;
386
387 if (mode == PHY_INTERFACE_MODE_INTERNAL)
388 priv->int_phy_mask |= 1 << port_num;
389
390 if (mode == PHY_INTERFACE_MODE_MOCA)
391 priv->moca_port = port_num;
392
393 if (of_property_read_bool(port, "brcm,use-bcm-hdr"))
394 priv->brcm_tag_mask |= 1 << port_num;
395 }
396}
397
398static int bcm_sf2_mdio_register(struct dsa_switch *ds)
399{
400 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
401 struct device_node *dn;
402 static int index;
403 int err;
404
405 /* Find our integrated MDIO bus node */
406 dn = of_find_compatible_node(NULL, NULL, "brcm,unimac-mdio");
407 priv->master_mii_bus = of_mdio_find_bus(dn);
408 if (!priv->master_mii_bus)
409 return -EPROBE_DEFER;
410
411 get_device(&priv->master_mii_bus->dev);
412 priv->master_mii_dn = dn;
413
414 priv->slave_mii_bus = devm_mdiobus_alloc(ds->dev);
415 if (!priv->slave_mii_bus)
416 return -ENOMEM;
417
418 priv->slave_mii_bus->priv = priv;
419 priv->slave_mii_bus->name = "sf2 slave mii";
420 priv->slave_mii_bus->read = bcm_sf2_sw_mdio_read;
421 priv->slave_mii_bus->write = bcm_sf2_sw_mdio_write;
422 snprintf(priv->slave_mii_bus->id, MII_BUS_ID_SIZE, "sf2-%d",
423 index++);
424 priv->slave_mii_bus->dev.of_node = dn;
425
426 /* Include the pseudo-PHY address to divert reads towards our
427 * workaround. This is only required for 7445D0, since 7445E0
428 * disconnects the internal switch pseudo-PHY such that we can use the
429 * regular SWITCH_MDIO master controller instead.
430 *
431 * Here we flag the pseudo PHY as needing special treatment and would
432 * otherwise make all other PHY read/writes go to the master MDIO bus
433 * controller that comes with this switch backed by the "mdio-unimac"
434 * driver.
435 */
436 if (of_machine_is_compatible("brcm,bcm7445d0"))
437 priv->indir_phy_mask |= (1 << BRCM_PSEUDO_PHY_ADDR);
438 else
439 priv->indir_phy_mask = 0;
440
441 ds->phys_mii_mask = priv->indir_phy_mask;
442 ds->slave_mii_bus = priv->slave_mii_bus;
443 priv->slave_mii_bus->parent = ds->dev->parent;
444 priv->slave_mii_bus->phy_mask = ~priv->indir_phy_mask;
445
446 if (dn)
447 err = of_mdiobus_register(priv->slave_mii_bus, dn);
448 else
449 err = mdiobus_register(priv->slave_mii_bus);
450
451 if (err)
452 of_node_put(dn);
453
454 return err;
455}
456
457static void bcm_sf2_mdio_unregister(struct bcm_sf2_priv *priv)
458{
459 mdiobus_unregister(priv->slave_mii_bus);
460 if (priv->master_mii_dn)
461 of_node_put(priv->master_mii_dn);
462}
463
464static u32 bcm_sf2_sw_get_phy_flags(struct dsa_switch *ds, int port)
465{
466 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
467
468 /* The BCM7xxx PHY driver expects to find the integrated PHY revision
469 * in bits 15:8 and the patch level in bits 7:0 which is exactly what
470 * the REG_PHY_REVISION register layout is.
471 */
472
473 return priv->hw_params.gphy_rev;
474}
475
476static void bcm_sf2_sw_adjust_link(struct dsa_switch *ds, int port,
477 struct phy_device *phydev)
478{
479 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
480 struct ethtool_eee *p = &priv->dev->ports[port].eee;
481 u32 id_mode_dis = 0, port_mode;
482 const char *str = NULL;
483 u32 reg, offset;
484
485 if (priv->type == BCM7445_DEVICE_ID)
486 offset = CORE_STS_OVERRIDE_GMIIP_PORT(port);
487 else
488 offset = CORE_STS_OVERRIDE_GMIIP2_PORT(port);
489
490 switch (phydev->interface) {
491 case PHY_INTERFACE_MODE_RGMII:
492 str = "RGMII (no delay)";
493 id_mode_dis = 1;
494 case PHY_INTERFACE_MODE_RGMII_TXID:
495 if (!str)
496 str = "RGMII (TX delay)";
497 port_mode = EXT_GPHY;
498 break;
499 case PHY_INTERFACE_MODE_MII:
500 str = "MII";
501 port_mode = EXT_EPHY;
502 break;
503 case PHY_INTERFACE_MODE_REVMII:
504 str = "Reverse MII";
505 port_mode = EXT_REVMII;
506 break;
507 default:
508 /* All other PHYs: internal and MoCA */
509 goto force_link;
510 }
511
512 /* If the link is down, just disable the interface to conserve power */
513 if (!phydev->link) {
514 reg = reg_readl(priv, REG_RGMII_CNTRL_P(port));
515 reg &= ~RGMII_MODE_EN;
516 reg_writel(priv, reg, REG_RGMII_CNTRL_P(port));
517 goto force_link;
518 }
519
520 /* Clear id_mode_dis bit, and the existing port mode, but
521 * make sure we enable the RGMII block for data to pass
522 */
523 reg = reg_readl(priv, REG_RGMII_CNTRL_P(port));
524 reg &= ~ID_MODE_DIS;
525 reg &= ~(PORT_MODE_MASK << PORT_MODE_SHIFT);
526 reg &= ~(RX_PAUSE_EN | TX_PAUSE_EN);
527
528 reg |= port_mode | RGMII_MODE_EN;
529 if (id_mode_dis)
530 reg |= ID_MODE_DIS;
531
532 if (phydev->pause) {
533 if (phydev->asym_pause)
534 reg |= TX_PAUSE_EN;
535 reg |= RX_PAUSE_EN;
536 }
537
538 reg_writel(priv, reg, REG_RGMII_CNTRL_P(port));
539
540 pr_info("Port %d configured for %s\n", port, str);
541
542force_link:
543 /* Force link settings detected from the PHY */
544 reg = SW_OVERRIDE;
545 switch (phydev->speed) {
546 case SPEED_1000:
547 reg |= SPDSTS_1000 << SPEED_SHIFT;
548 break;
549 case SPEED_100:
550 reg |= SPDSTS_100 << SPEED_SHIFT;
551 break;
552 }
553
554 if (phydev->link)
555 reg |= LINK_STS;
556 if (phydev->duplex == DUPLEX_FULL)
557 reg |= DUPLX_MODE;
558
559 core_writel(priv, reg, offset);
560
561 if (!phydev->is_pseudo_fixed_link)
562 p->eee_enabled = b53_eee_init(ds, port, phydev);
563}
564
565static void bcm_sf2_sw_fixed_link_update(struct dsa_switch *ds, int port,
566 struct fixed_phy_status *status)
567{
568 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
569 u32 duplex, pause, offset;
570 u32 reg;
571
572 if (priv->type == BCM7445_DEVICE_ID)
573 offset = CORE_STS_OVERRIDE_GMIIP_PORT(port);
574 else
575 offset = CORE_STS_OVERRIDE_GMIIP2_PORT(port);
576
577 duplex = core_readl(priv, CORE_DUPSTS);
578 pause = core_readl(priv, CORE_PAUSESTS);
579
580 status->link = 0;
581
582 /* MoCA port is special as we do not get link status from CORE_LNKSTS,
583 * which means that we need to force the link at the port override
584 * level to get the data to flow. We do use what the interrupt handler
585 * did determine before.
586 *
587 * For the other ports, we just force the link status, since this is
588 * a fixed PHY device.
589 */
590 if (port == priv->moca_port) {
591 status->link = priv->port_sts[port].link;
592 /* For MoCA interfaces, also force a link down notification
593 * since some version of the user-space daemon (mocad) use
594 * cmd->autoneg to force the link, which messes up the PHY
595 * state machine and make it go in PHY_FORCING state instead.
596 */
597 if (!status->link)
598 netif_carrier_off(ds->ports[port].slave);
599 status->duplex = 1;
600 } else {
601 status->link = 1;
602 status->duplex = !!(duplex & (1 << port));
603 }
604
605 reg = core_readl(priv, offset);
606 reg |= SW_OVERRIDE;
607 if (status->link)
608 reg |= LINK_STS;
609 else
610 reg &= ~LINK_STS;
611 core_writel(priv, reg, offset);
612
613 if ((pause & (1 << port)) &&
614 (pause & (1 << (port + PAUSESTS_TX_PAUSE_SHIFT)))) {
615 status->asym_pause = 1;
616 status->pause = 1;
617 }
618
619 if (pause & (1 << port))
620 status->pause = 1;
621}
622
623static void bcm_sf2_enable_acb(struct dsa_switch *ds)
624{
625 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
626 u32 reg;
627
628 /* Enable ACB globally */
629 reg = acb_readl(priv, ACB_CONTROL);
630 reg |= (ACB_FLUSH_MASK << ACB_FLUSH_SHIFT);
631 acb_writel(priv, reg, ACB_CONTROL);
632 reg &= ~(ACB_FLUSH_MASK << ACB_FLUSH_SHIFT);
633 reg |= ACB_EN | ACB_ALGORITHM;
634 acb_writel(priv, reg, ACB_CONTROL);
635}
636
637static int bcm_sf2_sw_suspend(struct dsa_switch *ds)
638{
639 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
640 unsigned int port;
641
642 bcm_sf2_intr_disable(priv);
643
644 /* Disable all ports physically present including the IMP
645 * port, the other ones have already been disabled during
646 * bcm_sf2_sw_setup
647 */
648 for (port = 0; port < DSA_MAX_PORTS; port++) {
649 if (dsa_is_user_port(ds, port) || dsa_is_cpu_port(ds, port))
650 bcm_sf2_port_disable(ds, port, NULL);
651 }
652
653 return 0;
654}
655
656static int bcm_sf2_sw_resume(struct dsa_switch *ds)
657{
658 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
659 unsigned int port;
660 int ret;
661
662 ret = bcm_sf2_sw_rst(priv);
663 if (ret) {
664 pr_err("%s: failed to software reset switch\n", __func__);
665 return ret;
666 }
667
668 if (priv->hw_params.num_gphy == 1)
669 bcm_sf2_gphy_enable_set(ds, true);
670
671 for (port = 0; port < DSA_MAX_PORTS; port++) {
672 if (dsa_is_user_port(ds, port))
673 bcm_sf2_port_setup(ds, port, NULL);
674 else if (dsa_is_cpu_port(ds, port))
675 bcm_sf2_imp_setup(ds, port);
676 }
677
678 bcm_sf2_enable_acb(ds);
679
680 return 0;
681}
682
683static void bcm_sf2_sw_get_wol(struct dsa_switch *ds, int port,
684 struct ethtool_wolinfo *wol)
685{
686 struct net_device *p = ds->ports[port].cpu_dp->master;
687 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
688 struct ethtool_wolinfo pwol;
689
690 /* Get the parent device WoL settings */
691 p->ethtool_ops->get_wol(p, &pwol);
692
693 /* Advertise the parent device supported settings */
694 wol->supported = pwol.supported;
695 memset(&wol->sopass, 0, sizeof(wol->sopass));
696
697 if (pwol.wolopts & WAKE_MAGICSECURE)
698 memcpy(&wol->sopass, pwol.sopass, sizeof(wol->sopass));
699
700 if (priv->wol_ports_mask & (1 << port))
701 wol->wolopts = pwol.wolopts;
702 else
703 wol->wolopts = 0;
704}
705
706static int bcm_sf2_sw_set_wol(struct dsa_switch *ds, int port,
707 struct ethtool_wolinfo *wol)
708{
709 struct net_device *p = ds->ports[port].cpu_dp->master;
710 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
711 s8 cpu_port = ds->ports[port].cpu_dp->index;
712 struct ethtool_wolinfo pwol;
713
714 p->ethtool_ops->get_wol(p, &pwol);
715 if (wol->wolopts & ~pwol.supported)
716 return -EINVAL;
717
718 if (wol->wolopts)
719 priv->wol_ports_mask |= (1 << port);
720 else
721 priv->wol_ports_mask &= ~(1 << port);
722
723 /* If we have at least one port enabled, make sure the CPU port
724 * is also enabled. If the CPU port is the last one enabled, we disable
725 * it since this configuration does not make sense.
726 */
727 if (priv->wol_ports_mask && priv->wol_ports_mask != (1 << cpu_port))
728 priv->wol_ports_mask |= (1 << cpu_port);
729 else
730 priv->wol_ports_mask &= ~(1 << cpu_port);
731
732 return p->ethtool_ops->set_wol(p, wol);
733}
734
735static int bcm_sf2_sw_setup(struct dsa_switch *ds)
736{
737 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
738 unsigned int port;
739
740 /* Enable all valid ports and disable those unused */
741 for (port = 0; port < priv->hw_params.num_ports; port++) {
742 /* IMP port receives special treatment */
743 if (dsa_is_user_port(ds, port))
744 bcm_sf2_port_setup(ds, port, NULL);
745 else if (dsa_is_cpu_port(ds, port))
746 bcm_sf2_imp_setup(ds, port);
747 else
748 bcm_sf2_port_disable(ds, port, NULL);
749 }
750
751 b53_configure_vlan(ds);
752 bcm_sf2_enable_acb(ds);
753
754 return 0;
755}
756
757/* The SWITCH_CORE register space is managed by b53 but operates on a page +
758 * register basis so we need to translate that into an address that the
759 * bus-glue understands.
760 */
761#define SF2_PAGE_REG_MKADDR(page, reg) ((page) << 10 | (reg) << 2)
762
763static int bcm_sf2_core_read8(struct b53_device *dev, u8 page, u8 reg,
764 u8 *val)
765{
766 struct bcm_sf2_priv *priv = dev->priv;
767
768 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
769
770 return 0;
771}
772
773static int bcm_sf2_core_read16(struct b53_device *dev, u8 page, u8 reg,
774 u16 *val)
775{
776 struct bcm_sf2_priv *priv = dev->priv;
777
778 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
779
780 return 0;
781}
782
783static int bcm_sf2_core_read32(struct b53_device *dev, u8 page, u8 reg,
784 u32 *val)
785{
786 struct bcm_sf2_priv *priv = dev->priv;
787
788 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
789
790 return 0;
791}
792
793static int bcm_sf2_core_read64(struct b53_device *dev, u8 page, u8 reg,
794 u64 *val)
795{
796 struct bcm_sf2_priv *priv = dev->priv;
797
798 *val = core_readq(priv, SF2_PAGE_REG_MKADDR(page, reg));
799
800 return 0;
801}
802
803static int bcm_sf2_core_write8(struct b53_device *dev, u8 page, u8 reg,
804 u8 value)
805{
806 struct bcm_sf2_priv *priv = dev->priv;
807
808 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
809
810 return 0;
811}
812
813static int bcm_sf2_core_write16(struct b53_device *dev, u8 page, u8 reg,
814 u16 value)
815{
816 struct bcm_sf2_priv *priv = dev->priv;
817
818 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
819
820 return 0;
821}
822
823static int bcm_sf2_core_write32(struct b53_device *dev, u8 page, u8 reg,
824 u32 value)
825{
826 struct bcm_sf2_priv *priv = dev->priv;
827
828 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
829
830 return 0;
831}
832
833static int bcm_sf2_core_write64(struct b53_device *dev, u8 page, u8 reg,
834 u64 value)
835{
836 struct bcm_sf2_priv *priv = dev->priv;
837
838 core_writeq(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
839
840 return 0;
841}
842
843static const struct b53_io_ops bcm_sf2_io_ops = {
844 .read8 = bcm_sf2_core_read8,
845 .read16 = bcm_sf2_core_read16,
846 .read32 = bcm_sf2_core_read32,
847 .read48 = bcm_sf2_core_read64,
848 .read64 = bcm_sf2_core_read64,
849 .write8 = bcm_sf2_core_write8,
850 .write16 = bcm_sf2_core_write16,
851 .write32 = bcm_sf2_core_write32,
852 .write48 = bcm_sf2_core_write64,
853 .write64 = bcm_sf2_core_write64,
854};
855
856static const struct dsa_switch_ops bcm_sf2_ops = {
857 .get_tag_protocol = b53_get_tag_protocol,
858 .setup = bcm_sf2_sw_setup,
859 .get_strings = b53_get_strings,
860 .get_ethtool_stats = b53_get_ethtool_stats,
861 .get_sset_count = b53_get_sset_count,
862 .get_phy_flags = bcm_sf2_sw_get_phy_flags,
863 .adjust_link = bcm_sf2_sw_adjust_link,
864 .fixed_link_update = bcm_sf2_sw_fixed_link_update,
865 .suspend = bcm_sf2_sw_suspend,
866 .resume = bcm_sf2_sw_resume,
867 .get_wol = bcm_sf2_sw_get_wol,
868 .set_wol = bcm_sf2_sw_set_wol,
869 .port_enable = bcm_sf2_port_setup,
870 .port_disable = bcm_sf2_port_disable,
871 .get_mac_eee = b53_get_mac_eee,
872 .set_mac_eee = b53_set_mac_eee,
873 .port_bridge_join = b53_br_join,
874 .port_bridge_leave = b53_br_leave,
875 .port_stp_state_set = b53_br_set_stp_state,
876 .port_fast_age = b53_br_fast_age,
877 .port_vlan_filtering = b53_vlan_filtering,
878 .port_vlan_prepare = b53_vlan_prepare,
879 .port_vlan_add = b53_vlan_add,
880 .port_vlan_del = b53_vlan_del,
881 .port_fdb_dump = b53_fdb_dump,
882 .port_fdb_add = b53_fdb_add,
883 .port_fdb_del = b53_fdb_del,
884 .get_rxnfc = bcm_sf2_get_rxnfc,
885 .set_rxnfc = bcm_sf2_set_rxnfc,
886 .port_mirror_add = b53_mirror_add,
887 .port_mirror_del = b53_mirror_del,
888};
889
890struct bcm_sf2_of_data {
891 u32 type;
892 const u16 *reg_offsets;
893 unsigned int core_reg_align;
894 unsigned int num_cfp_rules;
895};
896
897/* Register offsets for the SWITCH_REG_* block */
898static const u16 bcm_sf2_7445_reg_offsets[] = {
899 [REG_SWITCH_CNTRL] = 0x00,
900 [REG_SWITCH_STATUS] = 0x04,
901 [REG_DIR_DATA_WRITE] = 0x08,
902 [REG_DIR_DATA_READ] = 0x0C,
903 [REG_SWITCH_REVISION] = 0x18,
904 [REG_PHY_REVISION] = 0x1C,
905 [REG_SPHY_CNTRL] = 0x2C,
906 [REG_RGMII_0_CNTRL] = 0x34,
907 [REG_RGMII_1_CNTRL] = 0x40,
908 [REG_RGMII_2_CNTRL] = 0x4c,
909 [REG_LED_0_CNTRL] = 0x90,
910 [REG_LED_1_CNTRL] = 0x94,
911 [REG_LED_2_CNTRL] = 0x98,
912};
913
914static const struct bcm_sf2_of_data bcm_sf2_7445_data = {
915 .type = BCM7445_DEVICE_ID,
916 .core_reg_align = 0,
917 .reg_offsets = bcm_sf2_7445_reg_offsets,
918 .num_cfp_rules = 256,
919};
920
921static const u16 bcm_sf2_7278_reg_offsets[] = {
922 [REG_SWITCH_CNTRL] = 0x00,
923 [REG_SWITCH_STATUS] = 0x04,
924 [REG_DIR_DATA_WRITE] = 0x08,
925 [REG_DIR_DATA_READ] = 0x0c,
926 [REG_SWITCH_REVISION] = 0x10,
927 [REG_PHY_REVISION] = 0x14,
928 [REG_SPHY_CNTRL] = 0x24,
929 [REG_RGMII_0_CNTRL] = 0xe0,
930 [REG_RGMII_1_CNTRL] = 0xec,
931 [REG_RGMII_2_CNTRL] = 0xf8,
932 [REG_LED_0_CNTRL] = 0x40,
933 [REG_LED_1_CNTRL] = 0x4c,
934 [REG_LED_2_CNTRL] = 0x58,
935};
936
937static const struct bcm_sf2_of_data bcm_sf2_7278_data = {
938 .type = BCM7278_DEVICE_ID,
939 .core_reg_align = 1,
940 .reg_offsets = bcm_sf2_7278_reg_offsets,
941 .num_cfp_rules = 128,
942};
943
944static const struct of_device_id bcm_sf2_of_match[] = {
945 { .compatible = "brcm,bcm7445-switch-v4.0",
946 .data = &bcm_sf2_7445_data
947 },
948 { .compatible = "brcm,bcm7278-switch-v4.0",
949 .data = &bcm_sf2_7278_data
950 },
951 { .compatible = "brcm,bcm7278-switch-v4.8",
952 .data = &bcm_sf2_7278_data
953 },
954 { /* sentinel */ },
955};
956MODULE_DEVICE_TABLE(of, bcm_sf2_of_match);
957
958static int bcm_sf2_sw_probe(struct platform_device *pdev)
959{
960 const char *reg_names[BCM_SF2_REGS_NUM] = BCM_SF2_REGS_NAME;
961 struct device_node *dn = pdev->dev.of_node;
962 const struct of_device_id *of_id = NULL;
963 const struct bcm_sf2_of_data *data;
964 struct b53_platform_data *pdata;
965 struct dsa_switch_ops *ops;
966 struct bcm_sf2_priv *priv;
967 struct b53_device *dev;
968 struct dsa_switch *ds;
969 void __iomem **base;
970 struct resource *r;
971 unsigned int i;
972 u32 reg, rev;
973 int ret;
974
975 priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
976 if (!priv)
977 return -ENOMEM;
978
979 ops = devm_kzalloc(&pdev->dev, sizeof(*ops), GFP_KERNEL);
980 if (!ops)
981 return -ENOMEM;
982
983 dev = b53_switch_alloc(&pdev->dev, &bcm_sf2_io_ops, priv);
984 if (!dev)
985 return -ENOMEM;
986
987 pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL);
988 if (!pdata)
989 return -ENOMEM;
990
991 of_id = of_match_node(bcm_sf2_of_match, dn);
992 if (!of_id || !of_id->data)
993 return -EINVAL;
994
995 data = of_id->data;
996
997 /* Set SWITCH_REG register offsets and SWITCH_CORE align factor */
998 priv->type = data->type;
999 priv->reg_offsets = data->reg_offsets;
1000 priv->core_reg_align = data->core_reg_align;
1001 priv->num_cfp_rules = data->num_cfp_rules;
1002
1003 /* Auto-detection using standard registers will not work, so
1004 * provide an indication of what kind of device we are for
1005 * b53_common to work with
1006 */
1007 pdata->chip_id = priv->type;
1008 dev->pdata = pdata;
1009
1010 priv->dev = dev;
1011 ds = dev->ds;
1012 ds->ops = &bcm_sf2_ops;
1013
1014 /* Advertise the 8 egress queues */
1015 ds->num_tx_queues = SF2_NUM_EGRESS_QUEUES;
1016
1017 dev_set_drvdata(&pdev->dev, priv);
1018
1019 spin_lock_init(&priv->indir_lock);
1020 mutex_init(&priv->stats_mutex);
1021 mutex_init(&priv->cfp.lock);
1022
1023 /* CFP rule #0 cannot be used for specific classifications, flag it as
1024 * permanently used
1025 */
1026 set_bit(0, priv->cfp.used);
1027 set_bit(0, priv->cfp.unique);
1028
1029 bcm_sf2_identify_ports(priv, dn->child);
1030
1031 priv->irq0 = irq_of_parse_and_map(dn, 0);
1032 priv->irq1 = irq_of_parse_and_map(dn, 1);
1033
1034 base = &priv->core;
1035 for (i = 0; i < BCM_SF2_REGS_NUM; i++) {
1036 r = platform_get_resource(pdev, IORESOURCE_MEM, i);
1037 *base = devm_ioremap_resource(&pdev->dev, r);
1038 if (IS_ERR(*base)) {
1039 pr_err("unable to find register: %s\n", reg_names[i]);
1040 return PTR_ERR(*base);
1041 }
1042 base++;
1043 }
1044
1045 ret = bcm_sf2_sw_rst(priv);
1046 if (ret) {
1047 pr_err("unable to software reset switch: %d\n", ret);
1048 return ret;
1049 }
1050
1051 ret = bcm_sf2_mdio_register(ds);
1052 if (ret) {
1053 pr_err("failed to register MDIO bus\n");
1054 return ret;
1055 }
1056
1057 ret = bcm_sf2_cfp_rst(priv);
1058 if (ret) {
1059 pr_err("failed to reset CFP\n");
1060 goto out_mdio;
1061 }
1062
1063 /* Disable all interrupts and request them */
1064 bcm_sf2_intr_disable(priv);
1065
1066 ret = devm_request_irq(&pdev->dev, priv->irq0, bcm_sf2_switch_0_isr, 0,
1067 "switch_0", priv);
1068 if (ret < 0) {
1069 pr_err("failed to request switch_0 IRQ\n");
1070 goto out_mdio;
1071 }
1072
1073 ret = devm_request_irq(&pdev->dev, priv->irq1, bcm_sf2_switch_1_isr, 0,
1074 "switch_1", priv);
1075 if (ret < 0) {
1076 pr_err("failed to request switch_1 IRQ\n");
1077 goto out_mdio;
1078 }
1079
1080 /* Reset the MIB counters */
1081 reg = core_readl(priv, CORE_GMNCFGCFG);
1082 reg |= RST_MIB_CNT;
1083 core_writel(priv, reg, CORE_GMNCFGCFG);
1084 reg &= ~RST_MIB_CNT;
1085 core_writel(priv, reg, CORE_GMNCFGCFG);
1086
1087 /* Get the maximum number of ports for this switch */
1088 priv->hw_params.num_ports = core_readl(priv, CORE_IMP0_PRT_ID) + 1;
1089 if (priv->hw_params.num_ports > DSA_MAX_PORTS)
1090 priv->hw_params.num_ports = DSA_MAX_PORTS;
1091
1092 /* Assume a single GPHY setup if we can't read that property */
1093 if (of_property_read_u32(dn, "brcm,num-gphy",
1094 &priv->hw_params.num_gphy))
1095 priv->hw_params.num_gphy = 1;
1096
1097 rev = reg_readl(priv, REG_SWITCH_REVISION);
1098 priv->hw_params.top_rev = (rev >> SWITCH_TOP_REV_SHIFT) &
1099 SWITCH_TOP_REV_MASK;
1100 priv->hw_params.core_rev = (rev & SF2_REV_MASK);
1101
1102 rev = reg_readl(priv, REG_PHY_REVISION);
1103 priv->hw_params.gphy_rev = rev & PHY_REVISION_MASK;
1104
1105 ret = b53_switch_register(dev);
1106 if (ret)
1107 goto out_mdio;
1108
1109 pr_info("Starfighter 2 top: %x.%02x, core: %x.%02x base: 0x%p, IRQs: %d, %d\n",
1110 priv->hw_params.top_rev >> 8, priv->hw_params.top_rev & 0xff,
1111 priv->hw_params.core_rev >> 8, priv->hw_params.core_rev & 0xff,
1112 priv->core, priv->irq0, priv->irq1);
1113
1114 return 0;
1115
1116out_mdio:
1117 bcm_sf2_mdio_unregister(priv);
1118 return ret;
1119}
1120
1121static int bcm_sf2_sw_remove(struct platform_device *pdev)
1122{
1123 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1124
1125 /* Disable all ports and interrupts */
1126 priv->wol_ports_mask = 0;
1127 bcm_sf2_sw_suspend(priv->dev->ds);
1128 dsa_unregister_switch(priv->dev->ds);
1129 bcm_sf2_mdio_unregister(priv);
1130
1131 return 0;
1132}
1133
1134static void bcm_sf2_sw_shutdown(struct platform_device *pdev)
1135{
1136 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1137
1138 /* For a kernel about to be kexec'd we want to keep the GPHY on for a
1139 * successful MDIO bus scan to occur. If we did turn off the GPHY
1140 * before (e.g: port_disable), this will also power it back on.
1141 *
1142 * Do not rely on kexec_in_progress, just power the PHY on.
1143 */
1144 if (priv->hw_params.num_gphy == 1)
1145 bcm_sf2_gphy_enable_set(priv->dev->ds, true);
1146}
1147
1148#ifdef CONFIG_PM_SLEEP
1149static int bcm_sf2_suspend(struct device *dev)
1150{
1151 struct platform_device *pdev = to_platform_device(dev);
1152 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1153
1154 return dsa_switch_suspend(priv->dev->ds);
1155}
1156
1157static int bcm_sf2_resume(struct device *dev)
1158{
1159 struct platform_device *pdev = to_platform_device(dev);
1160 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1161
1162 return dsa_switch_resume(priv->dev->ds);
1163}
1164#endif /* CONFIG_PM_SLEEP */
1165
1166static SIMPLE_DEV_PM_OPS(bcm_sf2_pm_ops,
1167 bcm_sf2_suspend, bcm_sf2_resume);
1168
1169
1170static struct platform_driver bcm_sf2_driver = {
1171 .probe = bcm_sf2_sw_probe,
1172 .remove = bcm_sf2_sw_remove,
1173 .shutdown = bcm_sf2_sw_shutdown,
1174 .driver = {
1175 .name = "brcm-sf2",
1176 .of_match_table = bcm_sf2_of_match,
1177 .pm = &bcm_sf2_pm_ops,
1178 },
1179};
1180module_platform_driver(bcm_sf2_driver);
1181
1182MODULE_AUTHOR("Broadcom Corporation");
1183MODULE_DESCRIPTION("Driver for Broadcom Starfighter 2 ethernet switch chip");
1184MODULE_LICENSE("GPL");
1185MODULE_ALIAS("platform:brcm-sf2");
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Broadcom Starfighter 2 DSA switch driver
4 *
5 * Copyright (C) 2014, Broadcom Corporation
6 */
7
8#include <linux/list.h>
9#include <linux/module.h>
10#include <linux/netdevice.h>
11#include <linux/interrupt.h>
12#include <linux/platform_device.h>
13#include <linux/phy.h>
14#include <linux/phy_fixed.h>
15#include <linux/phylink.h>
16#include <linux/mii.h>
17#include <linux/of.h>
18#include <linux/of_irq.h>
19#include <linux/of_address.h>
20#include <linux/of_net.h>
21#include <linux/of_mdio.h>
22#include <net/dsa.h>
23#include <linux/ethtool.h>
24#include <linux/if_bridge.h>
25#include <linux/brcmphy.h>
26#include <linux/etherdevice.h>
27#include <linux/platform_data/b53.h>
28
29#include "bcm_sf2.h"
30#include "bcm_sf2_regs.h"
31#include "b53/b53_priv.h"
32#include "b53/b53_regs.h"
33
34static void bcm_sf2_imp_setup(struct dsa_switch *ds, int port)
35{
36 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
37 unsigned int i;
38 u32 reg, offset;
39
40 /* Enable the port memories */
41 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
42 reg &= ~P_TXQ_PSM_VDD(port);
43 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
44
45 /* Enable forwarding */
46 core_writel(priv, SW_FWDG_EN, CORE_SWMODE);
47
48 /* Enable IMP port in dumb mode */
49 reg = core_readl(priv, CORE_SWITCH_CTRL);
50 reg |= MII_DUMB_FWDG_EN;
51 core_writel(priv, reg, CORE_SWITCH_CTRL);
52
53 /* Configure Traffic Class to QoS mapping, allow each priority to map
54 * to a different queue number
55 */
56 reg = core_readl(priv, CORE_PORT_TC2_QOS_MAP_PORT(port));
57 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++)
58 reg |= i << (PRT_TO_QID_SHIFT * i);
59 core_writel(priv, reg, CORE_PORT_TC2_QOS_MAP_PORT(port));
60
61 b53_brcm_hdr_setup(ds, port);
62
63 if (port == 8) {
64 if (priv->type == BCM7445_DEVICE_ID)
65 offset = CORE_STS_OVERRIDE_IMP;
66 else
67 offset = CORE_STS_OVERRIDE_IMP2;
68
69 /* Force link status for IMP port */
70 reg = core_readl(priv, offset);
71 reg |= (MII_SW_OR | LINK_STS);
72 core_writel(priv, reg, offset);
73
74 /* Enable Broadcast, Multicast, Unicast forwarding to IMP port */
75 reg = core_readl(priv, CORE_IMP_CTL);
76 reg |= (RX_BCST_EN | RX_MCST_EN | RX_UCST_EN);
77 reg &= ~(RX_DIS | TX_DIS);
78 core_writel(priv, reg, CORE_IMP_CTL);
79 } else {
80 reg = core_readl(priv, CORE_G_PCTL_PORT(port));
81 reg &= ~(RX_DIS | TX_DIS);
82 core_writel(priv, reg, CORE_G_PCTL_PORT(port));
83 }
84}
85
86static void bcm_sf2_gphy_enable_set(struct dsa_switch *ds, bool enable)
87{
88 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
89 u32 reg;
90
91 reg = reg_readl(priv, REG_SPHY_CNTRL);
92 if (enable) {
93 reg |= PHY_RESET;
94 reg &= ~(EXT_PWR_DOWN | IDDQ_BIAS | IDDQ_GLOBAL_PWR | CK25_DIS);
95 reg_writel(priv, reg, REG_SPHY_CNTRL);
96 udelay(21);
97 reg = reg_readl(priv, REG_SPHY_CNTRL);
98 reg &= ~PHY_RESET;
99 } else {
100 reg |= EXT_PWR_DOWN | IDDQ_BIAS | PHY_RESET;
101 reg_writel(priv, reg, REG_SPHY_CNTRL);
102 mdelay(1);
103 reg |= CK25_DIS;
104 }
105 reg_writel(priv, reg, REG_SPHY_CNTRL);
106
107 /* Use PHY-driven LED signaling */
108 if (!enable) {
109 reg = reg_readl(priv, REG_LED_CNTRL(0));
110 reg |= SPDLNK_SRC_SEL;
111 reg_writel(priv, reg, REG_LED_CNTRL(0));
112 }
113}
114
115static inline void bcm_sf2_port_intr_enable(struct bcm_sf2_priv *priv,
116 int port)
117{
118 unsigned int off;
119
120 switch (port) {
121 case 7:
122 off = P7_IRQ_OFF;
123 break;
124 case 0:
125 /* Port 0 interrupts are located on the first bank */
126 intrl2_0_mask_clear(priv, P_IRQ_MASK(P0_IRQ_OFF));
127 return;
128 default:
129 off = P_IRQ_OFF(port);
130 break;
131 }
132
133 intrl2_1_mask_clear(priv, P_IRQ_MASK(off));
134}
135
136static inline void bcm_sf2_port_intr_disable(struct bcm_sf2_priv *priv,
137 int port)
138{
139 unsigned int off;
140
141 switch (port) {
142 case 7:
143 off = P7_IRQ_OFF;
144 break;
145 case 0:
146 /* Port 0 interrupts are located on the first bank */
147 intrl2_0_mask_set(priv, P_IRQ_MASK(P0_IRQ_OFF));
148 intrl2_0_writel(priv, P_IRQ_MASK(P0_IRQ_OFF), INTRL2_CPU_CLEAR);
149 return;
150 default:
151 off = P_IRQ_OFF(port);
152 break;
153 }
154
155 intrl2_1_mask_set(priv, P_IRQ_MASK(off));
156 intrl2_1_writel(priv, P_IRQ_MASK(off), INTRL2_CPU_CLEAR);
157}
158
159static int bcm_sf2_port_setup(struct dsa_switch *ds, int port,
160 struct phy_device *phy)
161{
162 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
163 unsigned int i;
164 u32 reg;
165
166 if (!dsa_is_user_port(ds, port))
167 return 0;
168
169 /* Clear the memory power down */
170 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
171 reg &= ~P_TXQ_PSM_VDD(port);
172 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
173
174 /* Enable learning */
175 reg = core_readl(priv, CORE_DIS_LEARN);
176 reg &= ~BIT(port);
177 core_writel(priv, reg, CORE_DIS_LEARN);
178
179 /* Enable Broadcom tags for that port if requested */
180 if (priv->brcm_tag_mask & BIT(port))
181 b53_brcm_hdr_setup(ds, port);
182
183 /* Configure Traffic Class to QoS mapping, allow each priority to map
184 * to a different queue number
185 */
186 reg = core_readl(priv, CORE_PORT_TC2_QOS_MAP_PORT(port));
187 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++)
188 reg |= i << (PRT_TO_QID_SHIFT * i);
189 core_writel(priv, reg, CORE_PORT_TC2_QOS_MAP_PORT(port));
190
191 /* Re-enable the GPHY and re-apply workarounds */
192 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1) {
193 bcm_sf2_gphy_enable_set(ds, true);
194 if (phy) {
195 /* if phy_stop() has been called before, phy
196 * will be in halted state, and phy_start()
197 * will call resume.
198 *
199 * the resume path does not configure back
200 * autoneg settings, and since we hard reset
201 * the phy manually here, we need to reset the
202 * state machine also.
203 */
204 phy->state = PHY_READY;
205 phy_init_hw(phy);
206 }
207 }
208
209 /* Enable MoCA port interrupts to get notified */
210 if (port == priv->moca_port)
211 bcm_sf2_port_intr_enable(priv, port);
212
213 /* Set per-queue pause threshold to 32 */
214 core_writel(priv, 32, CORE_TXQ_THD_PAUSE_QN_PORT(port));
215
216 /* Set ACB threshold to 24 */
217 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++) {
218 reg = acb_readl(priv, ACB_QUEUE_CFG(port *
219 SF2_NUM_EGRESS_QUEUES + i));
220 reg &= ~XOFF_THRESHOLD_MASK;
221 reg |= 24;
222 acb_writel(priv, reg, ACB_QUEUE_CFG(port *
223 SF2_NUM_EGRESS_QUEUES + i));
224 }
225
226 return b53_enable_port(ds, port, phy);
227}
228
229static void bcm_sf2_port_disable(struct dsa_switch *ds, int port)
230{
231 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
232 u32 reg;
233
234 /* Disable learning while in WoL mode */
235 if (priv->wol_ports_mask & (1 << port)) {
236 reg = core_readl(priv, CORE_DIS_LEARN);
237 reg |= BIT(port);
238 core_writel(priv, reg, CORE_DIS_LEARN);
239 return;
240 }
241
242 if (port == priv->moca_port)
243 bcm_sf2_port_intr_disable(priv, port);
244
245 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1)
246 bcm_sf2_gphy_enable_set(ds, false);
247
248 b53_disable_port(ds, port);
249
250 /* Power down the port memory */
251 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
252 reg |= P_TXQ_PSM_VDD(port);
253 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
254}
255
256
257static int bcm_sf2_sw_indir_rw(struct bcm_sf2_priv *priv, int op, int addr,
258 int regnum, u16 val)
259{
260 int ret = 0;
261 u32 reg;
262
263 reg = reg_readl(priv, REG_SWITCH_CNTRL);
264 reg |= MDIO_MASTER_SEL;
265 reg_writel(priv, reg, REG_SWITCH_CNTRL);
266
267 /* Page << 8 | offset */
268 reg = 0x70;
269 reg <<= 2;
270 core_writel(priv, addr, reg);
271
272 /* Page << 8 | offset */
273 reg = 0x80 << 8 | regnum << 1;
274 reg <<= 2;
275
276 if (op)
277 ret = core_readl(priv, reg);
278 else
279 core_writel(priv, val, reg);
280
281 reg = reg_readl(priv, REG_SWITCH_CNTRL);
282 reg &= ~MDIO_MASTER_SEL;
283 reg_writel(priv, reg, REG_SWITCH_CNTRL);
284
285 return ret & 0xffff;
286}
287
288static int bcm_sf2_sw_mdio_read(struct mii_bus *bus, int addr, int regnum)
289{
290 struct bcm_sf2_priv *priv = bus->priv;
291
292 /* Intercept reads from Broadcom pseudo-PHY address, else, send
293 * them to our master MDIO bus controller
294 */
295 if (addr == BRCM_PSEUDO_PHY_ADDR && priv->indir_phy_mask & BIT(addr))
296 return bcm_sf2_sw_indir_rw(priv, 1, addr, regnum, 0);
297 else
298 return mdiobus_read_nested(priv->master_mii_bus, addr, regnum);
299}
300
301static int bcm_sf2_sw_mdio_write(struct mii_bus *bus, int addr, int regnum,
302 u16 val)
303{
304 struct bcm_sf2_priv *priv = bus->priv;
305
306 /* Intercept writes to the Broadcom pseudo-PHY address, else,
307 * send them to our master MDIO bus controller
308 */
309 if (addr == BRCM_PSEUDO_PHY_ADDR && priv->indir_phy_mask & BIT(addr))
310 return bcm_sf2_sw_indir_rw(priv, 0, addr, regnum, val);
311 else
312 return mdiobus_write_nested(priv->master_mii_bus, addr,
313 regnum, val);
314}
315
316static irqreturn_t bcm_sf2_switch_0_isr(int irq, void *dev_id)
317{
318 struct dsa_switch *ds = dev_id;
319 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
320
321 priv->irq0_stat = intrl2_0_readl(priv, INTRL2_CPU_STATUS) &
322 ~priv->irq0_mask;
323 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR);
324
325 return IRQ_HANDLED;
326}
327
328static irqreturn_t bcm_sf2_switch_1_isr(int irq, void *dev_id)
329{
330 struct dsa_switch *ds = dev_id;
331 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
332
333 priv->irq1_stat = intrl2_1_readl(priv, INTRL2_CPU_STATUS) &
334 ~priv->irq1_mask;
335 intrl2_1_writel(priv, priv->irq1_stat, INTRL2_CPU_CLEAR);
336
337 if (priv->irq1_stat & P_LINK_UP_IRQ(P7_IRQ_OFF)) {
338 priv->port_sts[7].link = true;
339 dsa_port_phylink_mac_change(ds, 7, true);
340 }
341 if (priv->irq1_stat & P_LINK_DOWN_IRQ(P7_IRQ_OFF)) {
342 priv->port_sts[7].link = false;
343 dsa_port_phylink_mac_change(ds, 7, false);
344 }
345
346 return IRQ_HANDLED;
347}
348
349static int bcm_sf2_sw_rst(struct bcm_sf2_priv *priv)
350{
351 unsigned int timeout = 1000;
352 u32 reg;
353
354 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
355 reg |= SOFTWARE_RESET | EN_CHIP_RST | EN_SW_RESET;
356 core_writel(priv, reg, CORE_WATCHDOG_CTRL);
357
358 do {
359 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
360 if (!(reg & SOFTWARE_RESET))
361 break;
362
363 usleep_range(1000, 2000);
364 } while (timeout-- > 0);
365
366 if (timeout == 0)
367 return -ETIMEDOUT;
368
369 return 0;
370}
371
372static void bcm_sf2_intr_disable(struct bcm_sf2_priv *priv)
373{
374 intrl2_0_mask_set(priv, 0xffffffff);
375 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
376 intrl2_1_mask_set(priv, 0xffffffff);
377 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
378}
379
380static void bcm_sf2_identify_ports(struct bcm_sf2_priv *priv,
381 struct device_node *dn)
382{
383 struct device_node *port;
384 int mode;
385 unsigned int port_num;
386
387 priv->moca_port = -1;
388
389 for_each_available_child_of_node(dn, port) {
390 if (of_property_read_u32(port, "reg", &port_num))
391 continue;
392
393 /* Internal PHYs get assigned a specific 'phy-mode' property
394 * value: "internal" to help flag them before MDIO probing
395 * has completed, since they might be turned off at that
396 * time
397 */
398 mode = of_get_phy_mode(port);
399 if (mode < 0)
400 continue;
401
402 if (mode == PHY_INTERFACE_MODE_INTERNAL)
403 priv->int_phy_mask |= 1 << port_num;
404
405 if (mode == PHY_INTERFACE_MODE_MOCA)
406 priv->moca_port = port_num;
407
408 if (of_property_read_bool(port, "brcm,use-bcm-hdr"))
409 priv->brcm_tag_mask |= 1 << port_num;
410 }
411}
412
413static int bcm_sf2_mdio_register(struct dsa_switch *ds)
414{
415 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
416 struct device_node *dn;
417 static int index;
418 int err;
419
420 /* Find our integrated MDIO bus node */
421 dn = of_find_compatible_node(NULL, NULL, "brcm,unimac-mdio");
422 priv->master_mii_bus = of_mdio_find_bus(dn);
423 if (!priv->master_mii_bus)
424 return -EPROBE_DEFER;
425
426 get_device(&priv->master_mii_bus->dev);
427 priv->master_mii_dn = dn;
428
429 priv->slave_mii_bus = devm_mdiobus_alloc(ds->dev);
430 if (!priv->slave_mii_bus)
431 return -ENOMEM;
432
433 priv->slave_mii_bus->priv = priv;
434 priv->slave_mii_bus->name = "sf2 slave mii";
435 priv->slave_mii_bus->read = bcm_sf2_sw_mdio_read;
436 priv->slave_mii_bus->write = bcm_sf2_sw_mdio_write;
437 snprintf(priv->slave_mii_bus->id, MII_BUS_ID_SIZE, "sf2-%d",
438 index++);
439 priv->slave_mii_bus->dev.of_node = dn;
440
441 /* Include the pseudo-PHY address to divert reads towards our
442 * workaround. This is only required for 7445D0, since 7445E0
443 * disconnects the internal switch pseudo-PHY such that we can use the
444 * regular SWITCH_MDIO master controller instead.
445 *
446 * Here we flag the pseudo PHY as needing special treatment and would
447 * otherwise make all other PHY read/writes go to the master MDIO bus
448 * controller that comes with this switch backed by the "mdio-unimac"
449 * driver.
450 */
451 if (of_machine_is_compatible("brcm,bcm7445d0"))
452 priv->indir_phy_mask |= (1 << BRCM_PSEUDO_PHY_ADDR);
453 else
454 priv->indir_phy_mask = 0;
455
456 ds->phys_mii_mask = priv->indir_phy_mask;
457 ds->slave_mii_bus = priv->slave_mii_bus;
458 priv->slave_mii_bus->parent = ds->dev->parent;
459 priv->slave_mii_bus->phy_mask = ~priv->indir_phy_mask;
460
461 err = of_mdiobus_register(priv->slave_mii_bus, dn);
462 if (err && dn)
463 of_node_put(dn);
464
465 return err;
466}
467
468static void bcm_sf2_mdio_unregister(struct bcm_sf2_priv *priv)
469{
470 mdiobus_unregister(priv->slave_mii_bus);
471 of_node_put(priv->master_mii_dn);
472}
473
474static u32 bcm_sf2_sw_get_phy_flags(struct dsa_switch *ds, int port)
475{
476 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
477
478 /* The BCM7xxx PHY driver expects to find the integrated PHY revision
479 * in bits 15:8 and the patch level in bits 7:0 which is exactly what
480 * the REG_PHY_REVISION register layout is.
481 */
482
483 return priv->hw_params.gphy_rev;
484}
485
486static void bcm_sf2_sw_validate(struct dsa_switch *ds, int port,
487 unsigned long *supported,
488 struct phylink_link_state *state)
489{
490 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
491 __ETHTOOL_DECLARE_LINK_MODE_MASK(mask) = { 0, };
492
493 if (!phy_interface_mode_is_rgmii(state->interface) &&
494 state->interface != PHY_INTERFACE_MODE_MII &&
495 state->interface != PHY_INTERFACE_MODE_REVMII &&
496 state->interface != PHY_INTERFACE_MODE_GMII &&
497 state->interface != PHY_INTERFACE_MODE_INTERNAL &&
498 state->interface != PHY_INTERFACE_MODE_MOCA) {
499 bitmap_zero(supported, __ETHTOOL_LINK_MODE_MASK_NBITS);
500 if (port != core_readl(priv, CORE_IMP0_PRT_ID))
501 dev_err(ds->dev,
502 "Unsupported interface: %d for port %d\n",
503 state->interface, port);
504 return;
505 }
506
507 /* Allow all the expected bits */
508 phylink_set(mask, Autoneg);
509 phylink_set_port_modes(mask);
510 phylink_set(mask, Pause);
511 phylink_set(mask, Asym_Pause);
512
513 /* With the exclusion of MII and Reverse MII, we support Gigabit,
514 * including Half duplex
515 */
516 if (state->interface != PHY_INTERFACE_MODE_MII &&
517 state->interface != PHY_INTERFACE_MODE_REVMII) {
518 phylink_set(mask, 1000baseT_Full);
519 phylink_set(mask, 1000baseT_Half);
520 }
521
522 phylink_set(mask, 10baseT_Half);
523 phylink_set(mask, 10baseT_Full);
524 phylink_set(mask, 100baseT_Half);
525 phylink_set(mask, 100baseT_Full);
526
527 bitmap_and(supported, supported, mask,
528 __ETHTOOL_LINK_MODE_MASK_NBITS);
529 bitmap_and(state->advertising, state->advertising, mask,
530 __ETHTOOL_LINK_MODE_MASK_NBITS);
531}
532
533static void bcm_sf2_sw_mac_config(struct dsa_switch *ds, int port,
534 unsigned int mode,
535 const struct phylink_link_state *state)
536{
537 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
538 u32 id_mode_dis = 0, port_mode;
539 u32 reg, offset;
540
541 if (port == core_readl(priv, CORE_IMP0_PRT_ID))
542 return;
543
544 if (priv->type == BCM7445_DEVICE_ID)
545 offset = CORE_STS_OVERRIDE_GMIIP_PORT(port);
546 else
547 offset = CORE_STS_OVERRIDE_GMIIP2_PORT(port);
548
549 switch (state->interface) {
550 case PHY_INTERFACE_MODE_RGMII:
551 id_mode_dis = 1;
552 /* fallthrough */
553 case PHY_INTERFACE_MODE_RGMII_TXID:
554 port_mode = EXT_GPHY;
555 break;
556 case PHY_INTERFACE_MODE_MII:
557 port_mode = EXT_EPHY;
558 break;
559 case PHY_INTERFACE_MODE_REVMII:
560 port_mode = EXT_REVMII;
561 break;
562 default:
563 /* all other PHYs: internal and MoCA */
564 goto force_link;
565 }
566
567 /* Clear id_mode_dis bit, and the existing port mode, let
568 * RGMII_MODE_EN bet set by mac_link_{up,down}
569 */
570 reg = reg_readl(priv, REG_RGMII_CNTRL_P(port));
571 reg &= ~ID_MODE_DIS;
572 reg &= ~(PORT_MODE_MASK << PORT_MODE_SHIFT);
573 reg &= ~(RX_PAUSE_EN | TX_PAUSE_EN);
574
575 reg |= port_mode;
576 if (id_mode_dis)
577 reg |= ID_MODE_DIS;
578
579 if (state->pause & MLO_PAUSE_TXRX_MASK) {
580 if (state->pause & MLO_PAUSE_TX)
581 reg |= TX_PAUSE_EN;
582 reg |= RX_PAUSE_EN;
583 }
584
585 reg_writel(priv, reg, REG_RGMII_CNTRL_P(port));
586
587force_link:
588 /* Force link settings detected from the PHY */
589 reg = SW_OVERRIDE;
590 switch (state->speed) {
591 case SPEED_1000:
592 reg |= SPDSTS_1000 << SPEED_SHIFT;
593 break;
594 case SPEED_100:
595 reg |= SPDSTS_100 << SPEED_SHIFT;
596 break;
597 }
598
599 if (state->link)
600 reg |= LINK_STS;
601 if (state->duplex == DUPLEX_FULL)
602 reg |= DUPLX_MODE;
603
604 core_writel(priv, reg, offset);
605}
606
607static void bcm_sf2_sw_mac_link_set(struct dsa_switch *ds, int port,
608 phy_interface_t interface, bool link)
609{
610 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
611 u32 reg;
612
613 if (!phy_interface_mode_is_rgmii(interface) &&
614 interface != PHY_INTERFACE_MODE_MII &&
615 interface != PHY_INTERFACE_MODE_REVMII)
616 return;
617
618 /* If the link is down, just disable the interface to conserve power */
619 reg = reg_readl(priv, REG_RGMII_CNTRL_P(port));
620 if (link)
621 reg |= RGMII_MODE_EN;
622 else
623 reg &= ~RGMII_MODE_EN;
624 reg_writel(priv, reg, REG_RGMII_CNTRL_P(port));
625}
626
627static void bcm_sf2_sw_mac_link_down(struct dsa_switch *ds, int port,
628 unsigned int mode,
629 phy_interface_t interface)
630{
631 bcm_sf2_sw_mac_link_set(ds, port, interface, false);
632}
633
634static void bcm_sf2_sw_mac_link_up(struct dsa_switch *ds, int port,
635 unsigned int mode,
636 phy_interface_t interface,
637 struct phy_device *phydev)
638{
639 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
640 struct ethtool_eee *p = &priv->dev->ports[port].eee;
641
642 bcm_sf2_sw_mac_link_set(ds, port, interface, true);
643
644 if (mode == MLO_AN_PHY && phydev)
645 p->eee_enabled = b53_eee_init(ds, port, phydev);
646}
647
648static void bcm_sf2_sw_fixed_state(struct dsa_switch *ds, int port,
649 struct phylink_link_state *status)
650{
651 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
652
653 status->link = false;
654
655 /* MoCA port is special as we do not get link status from CORE_LNKSTS,
656 * which means that we need to force the link at the port override
657 * level to get the data to flow. We do use what the interrupt handler
658 * did determine before.
659 *
660 * For the other ports, we just force the link status, since this is
661 * a fixed PHY device.
662 */
663 if (port == priv->moca_port) {
664 status->link = priv->port_sts[port].link;
665 /* For MoCA interfaces, also force a link down notification
666 * since some version of the user-space daemon (mocad) use
667 * cmd->autoneg to force the link, which messes up the PHY
668 * state machine and make it go in PHY_FORCING state instead.
669 */
670 if (!status->link)
671 netif_carrier_off(ds->ports[port].slave);
672 status->duplex = DUPLEX_FULL;
673 } else {
674 status->link = true;
675 }
676}
677
678static void bcm_sf2_enable_acb(struct dsa_switch *ds)
679{
680 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
681 u32 reg;
682
683 /* Enable ACB globally */
684 reg = acb_readl(priv, ACB_CONTROL);
685 reg |= (ACB_FLUSH_MASK << ACB_FLUSH_SHIFT);
686 acb_writel(priv, reg, ACB_CONTROL);
687 reg &= ~(ACB_FLUSH_MASK << ACB_FLUSH_SHIFT);
688 reg |= ACB_EN | ACB_ALGORITHM;
689 acb_writel(priv, reg, ACB_CONTROL);
690}
691
692static int bcm_sf2_sw_suspend(struct dsa_switch *ds)
693{
694 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
695 unsigned int port;
696
697 bcm_sf2_intr_disable(priv);
698
699 /* Disable all ports physically present including the IMP
700 * port, the other ones have already been disabled during
701 * bcm_sf2_sw_setup
702 */
703 for (port = 0; port < ds->num_ports; port++) {
704 if (dsa_is_user_port(ds, port) || dsa_is_cpu_port(ds, port))
705 bcm_sf2_port_disable(ds, port);
706 }
707
708 return 0;
709}
710
711static int bcm_sf2_sw_resume(struct dsa_switch *ds)
712{
713 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
714 int ret;
715
716 ret = bcm_sf2_sw_rst(priv);
717 if (ret) {
718 pr_err("%s: failed to software reset switch\n", __func__);
719 return ret;
720 }
721
722 ret = bcm_sf2_cfp_resume(ds);
723 if (ret)
724 return ret;
725
726 if (priv->hw_params.num_gphy == 1)
727 bcm_sf2_gphy_enable_set(ds, true);
728
729 ds->ops->setup(ds);
730
731 return 0;
732}
733
734static void bcm_sf2_sw_get_wol(struct dsa_switch *ds, int port,
735 struct ethtool_wolinfo *wol)
736{
737 struct net_device *p = ds->ports[port].cpu_dp->master;
738 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
739 struct ethtool_wolinfo pwol = { };
740
741 /* Get the parent device WoL settings */
742 if (p->ethtool_ops->get_wol)
743 p->ethtool_ops->get_wol(p, &pwol);
744
745 /* Advertise the parent device supported settings */
746 wol->supported = pwol.supported;
747 memset(&wol->sopass, 0, sizeof(wol->sopass));
748
749 if (pwol.wolopts & WAKE_MAGICSECURE)
750 memcpy(&wol->sopass, pwol.sopass, sizeof(wol->sopass));
751
752 if (priv->wol_ports_mask & (1 << port))
753 wol->wolopts = pwol.wolopts;
754 else
755 wol->wolopts = 0;
756}
757
758static int bcm_sf2_sw_set_wol(struct dsa_switch *ds, int port,
759 struct ethtool_wolinfo *wol)
760{
761 struct net_device *p = ds->ports[port].cpu_dp->master;
762 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
763 s8 cpu_port = ds->ports[port].cpu_dp->index;
764 struct ethtool_wolinfo pwol = { };
765
766 if (p->ethtool_ops->get_wol)
767 p->ethtool_ops->get_wol(p, &pwol);
768 if (wol->wolopts & ~pwol.supported)
769 return -EINVAL;
770
771 if (wol->wolopts)
772 priv->wol_ports_mask |= (1 << port);
773 else
774 priv->wol_ports_mask &= ~(1 << port);
775
776 /* If we have at least one port enabled, make sure the CPU port
777 * is also enabled. If the CPU port is the last one enabled, we disable
778 * it since this configuration does not make sense.
779 */
780 if (priv->wol_ports_mask && priv->wol_ports_mask != (1 << cpu_port))
781 priv->wol_ports_mask |= (1 << cpu_port);
782 else
783 priv->wol_ports_mask &= ~(1 << cpu_port);
784
785 return p->ethtool_ops->set_wol(p, wol);
786}
787
788static int bcm_sf2_sw_setup(struct dsa_switch *ds)
789{
790 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
791 unsigned int port;
792
793 /* Enable all valid ports and disable those unused */
794 for (port = 0; port < priv->hw_params.num_ports; port++) {
795 /* IMP port receives special treatment */
796 if (dsa_is_user_port(ds, port))
797 bcm_sf2_port_setup(ds, port, NULL);
798 else if (dsa_is_cpu_port(ds, port))
799 bcm_sf2_imp_setup(ds, port);
800 else
801 bcm_sf2_port_disable(ds, port);
802 }
803
804 b53_configure_vlan(ds);
805 bcm_sf2_enable_acb(ds);
806
807 return 0;
808}
809
810/* The SWITCH_CORE register space is managed by b53 but operates on a page +
811 * register basis so we need to translate that into an address that the
812 * bus-glue understands.
813 */
814#define SF2_PAGE_REG_MKADDR(page, reg) ((page) << 10 | (reg) << 2)
815
816static int bcm_sf2_core_read8(struct b53_device *dev, u8 page, u8 reg,
817 u8 *val)
818{
819 struct bcm_sf2_priv *priv = dev->priv;
820
821 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
822
823 return 0;
824}
825
826static int bcm_sf2_core_read16(struct b53_device *dev, u8 page, u8 reg,
827 u16 *val)
828{
829 struct bcm_sf2_priv *priv = dev->priv;
830
831 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
832
833 return 0;
834}
835
836static int bcm_sf2_core_read32(struct b53_device *dev, u8 page, u8 reg,
837 u32 *val)
838{
839 struct bcm_sf2_priv *priv = dev->priv;
840
841 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
842
843 return 0;
844}
845
846static int bcm_sf2_core_read64(struct b53_device *dev, u8 page, u8 reg,
847 u64 *val)
848{
849 struct bcm_sf2_priv *priv = dev->priv;
850
851 *val = core_readq(priv, SF2_PAGE_REG_MKADDR(page, reg));
852
853 return 0;
854}
855
856static int bcm_sf2_core_write8(struct b53_device *dev, u8 page, u8 reg,
857 u8 value)
858{
859 struct bcm_sf2_priv *priv = dev->priv;
860
861 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
862
863 return 0;
864}
865
866static int bcm_sf2_core_write16(struct b53_device *dev, u8 page, u8 reg,
867 u16 value)
868{
869 struct bcm_sf2_priv *priv = dev->priv;
870
871 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
872
873 return 0;
874}
875
876static int bcm_sf2_core_write32(struct b53_device *dev, u8 page, u8 reg,
877 u32 value)
878{
879 struct bcm_sf2_priv *priv = dev->priv;
880
881 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
882
883 return 0;
884}
885
886static int bcm_sf2_core_write64(struct b53_device *dev, u8 page, u8 reg,
887 u64 value)
888{
889 struct bcm_sf2_priv *priv = dev->priv;
890
891 core_writeq(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
892
893 return 0;
894}
895
896static const struct b53_io_ops bcm_sf2_io_ops = {
897 .read8 = bcm_sf2_core_read8,
898 .read16 = bcm_sf2_core_read16,
899 .read32 = bcm_sf2_core_read32,
900 .read48 = bcm_sf2_core_read64,
901 .read64 = bcm_sf2_core_read64,
902 .write8 = bcm_sf2_core_write8,
903 .write16 = bcm_sf2_core_write16,
904 .write32 = bcm_sf2_core_write32,
905 .write48 = bcm_sf2_core_write64,
906 .write64 = bcm_sf2_core_write64,
907};
908
909static void bcm_sf2_sw_get_strings(struct dsa_switch *ds, int port,
910 u32 stringset, uint8_t *data)
911{
912 int cnt = b53_get_sset_count(ds, port, stringset);
913
914 b53_get_strings(ds, port, stringset, data);
915 bcm_sf2_cfp_get_strings(ds, port, stringset,
916 data + cnt * ETH_GSTRING_LEN);
917}
918
919static void bcm_sf2_sw_get_ethtool_stats(struct dsa_switch *ds, int port,
920 uint64_t *data)
921{
922 int cnt = b53_get_sset_count(ds, port, ETH_SS_STATS);
923
924 b53_get_ethtool_stats(ds, port, data);
925 bcm_sf2_cfp_get_ethtool_stats(ds, port, data + cnt);
926}
927
928static int bcm_sf2_sw_get_sset_count(struct dsa_switch *ds, int port,
929 int sset)
930{
931 int cnt = b53_get_sset_count(ds, port, sset);
932
933 if (cnt < 0)
934 return cnt;
935
936 cnt += bcm_sf2_cfp_get_sset_count(ds, port, sset);
937
938 return cnt;
939}
940
941static const struct dsa_switch_ops bcm_sf2_ops = {
942 .get_tag_protocol = b53_get_tag_protocol,
943 .setup = bcm_sf2_sw_setup,
944 .get_strings = bcm_sf2_sw_get_strings,
945 .get_ethtool_stats = bcm_sf2_sw_get_ethtool_stats,
946 .get_sset_count = bcm_sf2_sw_get_sset_count,
947 .get_ethtool_phy_stats = b53_get_ethtool_phy_stats,
948 .get_phy_flags = bcm_sf2_sw_get_phy_flags,
949 .phylink_validate = bcm_sf2_sw_validate,
950 .phylink_mac_config = bcm_sf2_sw_mac_config,
951 .phylink_mac_link_down = bcm_sf2_sw_mac_link_down,
952 .phylink_mac_link_up = bcm_sf2_sw_mac_link_up,
953 .phylink_fixed_state = bcm_sf2_sw_fixed_state,
954 .suspend = bcm_sf2_sw_suspend,
955 .resume = bcm_sf2_sw_resume,
956 .get_wol = bcm_sf2_sw_get_wol,
957 .set_wol = bcm_sf2_sw_set_wol,
958 .port_enable = bcm_sf2_port_setup,
959 .port_disable = bcm_sf2_port_disable,
960 .get_mac_eee = b53_get_mac_eee,
961 .set_mac_eee = b53_set_mac_eee,
962 .port_bridge_join = b53_br_join,
963 .port_bridge_leave = b53_br_leave,
964 .port_stp_state_set = b53_br_set_stp_state,
965 .port_fast_age = b53_br_fast_age,
966 .port_vlan_filtering = b53_vlan_filtering,
967 .port_vlan_prepare = b53_vlan_prepare,
968 .port_vlan_add = b53_vlan_add,
969 .port_vlan_del = b53_vlan_del,
970 .port_fdb_dump = b53_fdb_dump,
971 .port_fdb_add = b53_fdb_add,
972 .port_fdb_del = b53_fdb_del,
973 .get_rxnfc = bcm_sf2_get_rxnfc,
974 .set_rxnfc = bcm_sf2_set_rxnfc,
975 .port_mirror_add = b53_mirror_add,
976 .port_mirror_del = b53_mirror_del,
977};
978
979struct bcm_sf2_of_data {
980 u32 type;
981 const u16 *reg_offsets;
982 unsigned int core_reg_align;
983 unsigned int num_cfp_rules;
984};
985
986/* Register offsets for the SWITCH_REG_* block */
987static const u16 bcm_sf2_7445_reg_offsets[] = {
988 [REG_SWITCH_CNTRL] = 0x00,
989 [REG_SWITCH_STATUS] = 0x04,
990 [REG_DIR_DATA_WRITE] = 0x08,
991 [REG_DIR_DATA_READ] = 0x0C,
992 [REG_SWITCH_REVISION] = 0x18,
993 [REG_PHY_REVISION] = 0x1C,
994 [REG_SPHY_CNTRL] = 0x2C,
995 [REG_RGMII_0_CNTRL] = 0x34,
996 [REG_RGMII_1_CNTRL] = 0x40,
997 [REG_RGMII_2_CNTRL] = 0x4c,
998 [REG_LED_0_CNTRL] = 0x90,
999 [REG_LED_1_CNTRL] = 0x94,
1000 [REG_LED_2_CNTRL] = 0x98,
1001};
1002
1003static const struct bcm_sf2_of_data bcm_sf2_7445_data = {
1004 .type = BCM7445_DEVICE_ID,
1005 .core_reg_align = 0,
1006 .reg_offsets = bcm_sf2_7445_reg_offsets,
1007 .num_cfp_rules = 256,
1008};
1009
1010static const u16 bcm_sf2_7278_reg_offsets[] = {
1011 [REG_SWITCH_CNTRL] = 0x00,
1012 [REG_SWITCH_STATUS] = 0x04,
1013 [REG_DIR_DATA_WRITE] = 0x08,
1014 [REG_DIR_DATA_READ] = 0x0c,
1015 [REG_SWITCH_REVISION] = 0x10,
1016 [REG_PHY_REVISION] = 0x14,
1017 [REG_SPHY_CNTRL] = 0x24,
1018 [REG_RGMII_0_CNTRL] = 0xe0,
1019 [REG_RGMII_1_CNTRL] = 0xec,
1020 [REG_RGMII_2_CNTRL] = 0xf8,
1021 [REG_LED_0_CNTRL] = 0x40,
1022 [REG_LED_1_CNTRL] = 0x4c,
1023 [REG_LED_2_CNTRL] = 0x58,
1024};
1025
1026static const struct bcm_sf2_of_data bcm_sf2_7278_data = {
1027 .type = BCM7278_DEVICE_ID,
1028 .core_reg_align = 1,
1029 .reg_offsets = bcm_sf2_7278_reg_offsets,
1030 .num_cfp_rules = 128,
1031};
1032
1033static const struct of_device_id bcm_sf2_of_match[] = {
1034 { .compatible = "brcm,bcm7445-switch-v4.0",
1035 .data = &bcm_sf2_7445_data
1036 },
1037 { .compatible = "brcm,bcm7278-switch-v4.0",
1038 .data = &bcm_sf2_7278_data
1039 },
1040 { .compatible = "brcm,bcm7278-switch-v4.8",
1041 .data = &bcm_sf2_7278_data
1042 },
1043 { /* sentinel */ },
1044};
1045MODULE_DEVICE_TABLE(of, bcm_sf2_of_match);
1046
1047static int bcm_sf2_sw_probe(struct platform_device *pdev)
1048{
1049 const char *reg_names[BCM_SF2_REGS_NUM] = BCM_SF2_REGS_NAME;
1050 struct device_node *dn = pdev->dev.of_node;
1051 const struct of_device_id *of_id = NULL;
1052 const struct bcm_sf2_of_data *data;
1053 struct b53_platform_data *pdata;
1054 struct dsa_switch_ops *ops;
1055 struct bcm_sf2_priv *priv;
1056 struct b53_device *dev;
1057 struct dsa_switch *ds;
1058 void __iomem **base;
1059 unsigned int i;
1060 u32 reg, rev;
1061 int ret;
1062
1063 priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
1064 if (!priv)
1065 return -ENOMEM;
1066
1067 ops = devm_kzalloc(&pdev->dev, sizeof(*ops), GFP_KERNEL);
1068 if (!ops)
1069 return -ENOMEM;
1070
1071 dev = b53_switch_alloc(&pdev->dev, &bcm_sf2_io_ops, priv);
1072 if (!dev)
1073 return -ENOMEM;
1074
1075 pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL);
1076 if (!pdata)
1077 return -ENOMEM;
1078
1079 of_id = of_match_node(bcm_sf2_of_match, dn);
1080 if (!of_id || !of_id->data)
1081 return -EINVAL;
1082
1083 data = of_id->data;
1084
1085 /* Set SWITCH_REG register offsets and SWITCH_CORE align factor */
1086 priv->type = data->type;
1087 priv->reg_offsets = data->reg_offsets;
1088 priv->core_reg_align = data->core_reg_align;
1089 priv->num_cfp_rules = data->num_cfp_rules;
1090
1091 /* Auto-detection using standard registers will not work, so
1092 * provide an indication of what kind of device we are for
1093 * b53_common to work with
1094 */
1095 pdata->chip_id = priv->type;
1096 dev->pdata = pdata;
1097
1098 priv->dev = dev;
1099 ds = dev->ds;
1100 ds->ops = &bcm_sf2_ops;
1101
1102 /* Advertise the 8 egress queues */
1103 ds->num_tx_queues = SF2_NUM_EGRESS_QUEUES;
1104
1105 dev_set_drvdata(&pdev->dev, priv);
1106
1107 spin_lock_init(&priv->indir_lock);
1108 mutex_init(&priv->cfp.lock);
1109 INIT_LIST_HEAD(&priv->cfp.rules_list);
1110
1111 /* CFP rule #0 cannot be used for specific classifications, flag it as
1112 * permanently used
1113 */
1114 set_bit(0, priv->cfp.used);
1115 set_bit(0, priv->cfp.unique);
1116
1117 bcm_sf2_identify_ports(priv, dn->child);
1118
1119 priv->irq0 = irq_of_parse_and_map(dn, 0);
1120 priv->irq1 = irq_of_parse_and_map(dn, 1);
1121
1122 base = &priv->core;
1123 for (i = 0; i < BCM_SF2_REGS_NUM; i++) {
1124 *base = devm_platform_ioremap_resource(pdev, i);
1125 if (IS_ERR(*base)) {
1126 pr_err("unable to find register: %s\n", reg_names[i]);
1127 return PTR_ERR(*base);
1128 }
1129 base++;
1130 }
1131
1132 ret = bcm_sf2_sw_rst(priv);
1133 if (ret) {
1134 pr_err("unable to software reset switch: %d\n", ret);
1135 return ret;
1136 }
1137
1138 bcm_sf2_gphy_enable_set(priv->dev->ds, true);
1139
1140 ret = bcm_sf2_mdio_register(ds);
1141 if (ret) {
1142 pr_err("failed to register MDIO bus\n");
1143 return ret;
1144 }
1145
1146 bcm_sf2_gphy_enable_set(priv->dev->ds, false);
1147
1148 ret = bcm_sf2_cfp_rst(priv);
1149 if (ret) {
1150 pr_err("failed to reset CFP\n");
1151 goto out_mdio;
1152 }
1153
1154 /* Disable all interrupts and request them */
1155 bcm_sf2_intr_disable(priv);
1156
1157 ret = devm_request_irq(&pdev->dev, priv->irq0, bcm_sf2_switch_0_isr, 0,
1158 "switch_0", ds);
1159 if (ret < 0) {
1160 pr_err("failed to request switch_0 IRQ\n");
1161 goto out_mdio;
1162 }
1163
1164 ret = devm_request_irq(&pdev->dev, priv->irq1, bcm_sf2_switch_1_isr, 0,
1165 "switch_1", ds);
1166 if (ret < 0) {
1167 pr_err("failed to request switch_1 IRQ\n");
1168 goto out_mdio;
1169 }
1170
1171 /* Reset the MIB counters */
1172 reg = core_readl(priv, CORE_GMNCFGCFG);
1173 reg |= RST_MIB_CNT;
1174 core_writel(priv, reg, CORE_GMNCFGCFG);
1175 reg &= ~RST_MIB_CNT;
1176 core_writel(priv, reg, CORE_GMNCFGCFG);
1177
1178 /* Get the maximum number of ports for this switch */
1179 priv->hw_params.num_ports = core_readl(priv, CORE_IMP0_PRT_ID) + 1;
1180 if (priv->hw_params.num_ports > DSA_MAX_PORTS)
1181 priv->hw_params.num_ports = DSA_MAX_PORTS;
1182
1183 /* Assume a single GPHY setup if we can't read that property */
1184 if (of_property_read_u32(dn, "brcm,num-gphy",
1185 &priv->hw_params.num_gphy))
1186 priv->hw_params.num_gphy = 1;
1187
1188 rev = reg_readl(priv, REG_SWITCH_REVISION);
1189 priv->hw_params.top_rev = (rev >> SWITCH_TOP_REV_SHIFT) &
1190 SWITCH_TOP_REV_MASK;
1191 priv->hw_params.core_rev = (rev & SF2_REV_MASK);
1192
1193 rev = reg_readl(priv, REG_PHY_REVISION);
1194 priv->hw_params.gphy_rev = rev & PHY_REVISION_MASK;
1195
1196 ret = b53_switch_register(dev);
1197 if (ret)
1198 goto out_mdio;
1199
1200 dev_info(&pdev->dev,
1201 "Starfighter 2 top: %x.%02x, core: %x.%02x, IRQs: %d, %d\n",
1202 priv->hw_params.top_rev >> 8, priv->hw_params.top_rev & 0xff,
1203 priv->hw_params.core_rev >> 8, priv->hw_params.core_rev & 0xff,
1204 priv->irq0, priv->irq1);
1205
1206 return 0;
1207
1208out_mdio:
1209 bcm_sf2_mdio_unregister(priv);
1210 return ret;
1211}
1212
1213static int bcm_sf2_sw_remove(struct platform_device *pdev)
1214{
1215 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1216
1217 priv->wol_ports_mask = 0;
1218 /* Disable interrupts */
1219 bcm_sf2_intr_disable(priv);
1220 dsa_unregister_switch(priv->dev->ds);
1221 bcm_sf2_cfp_exit(priv->dev->ds);
1222 bcm_sf2_mdio_unregister(priv);
1223
1224 return 0;
1225}
1226
1227static void bcm_sf2_sw_shutdown(struct platform_device *pdev)
1228{
1229 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1230
1231 /* For a kernel about to be kexec'd we want to keep the GPHY on for a
1232 * successful MDIO bus scan to occur. If we did turn off the GPHY
1233 * before (e.g: port_disable), this will also power it back on.
1234 *
1235 * Do not rely on kexec_in_progress, just power the PHY on.
1236 */
1237 if (priv->hw_params.num_gphy == 1)
1238 bcm_sf2_gphy_enable_set(priv->dev->ds, true);
1239}
1240
1241#ifdef CONFIG_PM_SLEEP
1242static int bcm_sf2_suspend(struct device *dev)
1243{
1244 struct bcm_sf2_priv *priv = dev_get_drvdata(dev);
1245
1246 return dsa_switch_suspend(priv->dev->ds);
1247}
1248
1249static int bcm_sf2_resume(struct device *dev)
1250{
1251 struct bcm_sf2_priv *priv = dev_get_drvdata(dev);
1252
1253 return dsa_switch_resume(priv->dev->ds);
1254}
1255#endif /* CONFIG_PM_SLEEP */
1256
1257static SIMPLE_DEV_PM_OPS(bcm_sf2_pm_ops,
1258 bcm_sf2_suspend, bcm_sf2_resume);
1259
1260
1261static struct platform_driver bcm_sf2_driver = {
1262 .probe = bcm_sf2_sw_probe,
1263 .remove = bcm_sf2_sw_remove,
1264 .shutdown = bcm_sf2_sw_shutdown,
1265 .driver = {
1266 .name = "brcm-sf2",
1267 .of_match_table = bcm_sf2_of_match,
1268 .pm = &bcm_sf2_pm_ops,
1269 },
1270};
1271module_platform_driver(bcm_sf2_driver);
1272
1273MODULE_AUTHOR("Broadcom Corporation");
1274MODULE_DESCRIPTION("Driver for Broadcom Starfighter 2 ethernet switch chip");
1275MODULE_LICENSE("GPL");
1276MODULE_ALIAS("platform:brcm-sf2");