Loading...
1/*
2 * Copyright 2015 Savoir-faire Linux
3 *
4 * This device tree is based on imx51-babbage.dts
5 *
6 * Licensed under the X11 license or the GPL v2 (or later)
7 */
8
9/dts-v1/;
10#include "imx51.dtsi"
11
12/ {
13 model = "Technologic Systems TS-4800";
14 compatible = "technologic,imx51-ts4800", "fsl,imx51";
15
16 chosen {
17 stdout-path = &uart1;
18 };
19
20 memory@90000000 {
21 reg = <0x90000000 0x10000000>;
22 };
23
24 clocks {
25 ckih1 {
26 clock-frequency = <22579200>;
27 };
28
29 ckih2 {
30 clock-frequency = <24576000>;
31 };
32 };
33
34 backlight_reg: regulator-backlight {
35 compatible = "regulator-fixed";
36 pinctrl-names = "default";
37 pinctrl-0 = <&pinctrl_enable_lcd>;
38 regulator-name = "enable_lcd_reg";
39 regulator-min-microvolt = <3300000>;
40 regulator-max-microvolt = <3300000>;
41 gpio = <&gpio4 9 GPIO_ACTIVE_HIGH>;
42 enable-active-high;
43 };
44
45 backlight: backlight {
46 compatible = "pwm-backlight";
47 pwms = <&pwm1 0 78770>;
48 brightness-levels = <0 150 200 255>;
49 default-brightness-level = <1>;
50 power-supply = <&backlight_reg>;
51 };
52
53 display1: disp1 {
54 compatible = "fsl,imx-parallel-display";
55 interface-pix-fmt = "rgb24";
56 pinctrl-names = "default";
57 pinctrl-0 = <&pinctrl_lcd>;
58
59 display-timings {
60 800x480p60 {
61 native-mode;
62 clock-frequency = <30066000>;
63 hactive = <800>;
64 vactive = <480>;
65 hfront-porch = <50>;
66 hback-porch = <70>;
67 hsync-len = <50>;
68 vback-porch = <0>;
69 vfront-porch = <0>;
70 vsync-len = <50>;
71 };
72 };
73
74 port {
75 display0_in: endpoint {
76 remote-endpoint = <&ipu_di0_disp1>;
77 };
78 };
79 };
80};
81
82&esdhc1 {
83 pinctrl-names = "default";
84 pinctrl-0 = <&pinctrl_esdhc1>;
85 cd-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
86 wp-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
87 status = "okay";
88};
89
90&fec {
91 pinctrl-names = "default";
92 pinctrl-0 = <&pinctrl_fec>;
93 phy-mode = "mii";
94 phy-reset-gpios = <&gpio2 14 GPIO_ACTIVE_LOW>;
95 phy-reset-duration = <1>;
96 status = "okay";
97};
98
99&i2c2 {
100 pinctrl-names = "default";
101 pinctrl-0 = <&pinctrl_i2c2>;
102 status = "okay";
103
104 rtc: m41t00@68 {
105 compatible = "st,m41t00";
106 reg = <0x68>;
107 };
108};
109
110&ipu_di0_disp1 {
111 remote-endpoint = <&display0_in>;
112};
113
114&pwm1 {
115 pinctrl-names = "default";
116 pinctrl-0 = <&pinctrl_pwm_backlight>;
117 status = "okay";
118};
119
120&uart1 {
121 pinctrl-names = "default";
122 pinctrl-0 = <&pinctrl_uart1>;
123 status = "okay";
124};
125
126&uart2 {
127 pinctrl-names = "default";
128 pinctrl-0 = <&pinctrl_uart2>;
129 status = "okay";
130};
131
132&uart3 {
133 pinctrl-names = "default";
134 pinctrl-0 = <&pinctrl_uart3>;
135 status = "okay";
136};
137
138&weim {
139 pinctrl-names = "default";
140 pinctrl-0 = <&pinctrl_weim>;
141 status = "okay";
142
143 fpga@0 {
144 compatible = "simple-bus";
145 fsl,weim-cs-timing = <0x0061008F 0x00000002 0x1c022000
146 0x00000000 0x1c092480 0x00000000>;
147 reg = <0 0x0000000 0x1d000>;
148 #address-cells = <1>;
149 #size-cells = <1>;
150 ranges = <0 0 0 0x1d000>;
151
152 syscon: syscon@10000 {
153 compatible = "syscon", "simple-mfd";
154 reg = <0x10000 0x3d>;
155 reg-io-width = <2>;
156
157 wdt {
158 compatible = "technologic,ts4800-wdt";
159 syscon = <&syscon 0xe>;
160 };
161 };
162
163 touchscreen@12000 {
164 compatible = "technologic,ts4800-ts";
165 reg = <0x12000 0x1000>;
166 syscon = <&syscon 0x10 6>;
167 };
168
169 fpga_irqc: fpga-irqc@15000 {
170 compatible = "technologic,ts4800-irqc";
171 reg = <0x15000 0x1000>;
172 pinctrl-names = "default";
173 pinctrl-0 = <&pinctrl_interrupt_fpga>;
174 interrupt-parent = <&gpio2>;
175 interrupts= <9 IRQ_TYPE_LEVEL_HIGH>;
176 interrupt-controller;
177 #interrupt-cells = <1>;
178 };
179
180 can@1a000 {
181 compatible = "technologic,sja1000";
182 reg = <0x1a000 0x100>;
183 interrupt-parent = <&fpga_irqc>;
184 interrupts = <1>;
185 reg-io-width = <2>;
186 nxp,tx-output-config = <0x06>;
187 nxp,external-clock-frequency = <24000000>;
188 };
189 };
190};
191
192&iomuxc {
193 pinctrl_ecspi1: ecspi1grp {
194 fsl,pins = <
195 MX51_PAD_CSPI1_MISO__ECSPI1_MISO 0x185
196 MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI 0x185
197 MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK 0x185
198 MX51_PAD_CSPI1_SS0__GPIO4_24 0x85 /* CS0 */
199 >;
200 };
201
202 pinctrl_enable_lcd: enablelcdgrp {
203 fsl,pins = <
204 MX51_PAD_CSI2_D12__GPIO4_9 0x1c5
205 >;
206 };
207
208 pinctrl_esdhc1: esdhc1grp {
209 fsl,pins = <
210 MX51_PAD_SD1_CMD__SD1_CMD 0x400020d5
211 MX51_PAD_SD1_CLK__SD1_CLK 0x20d5
212 MX51_PAD_SD1_DATA0__SD1_DATA0 0x20d5
213 MX51_PAD_SD1_DATA1__SD1_DATA1 0x20d5
214 MX51_PAD_SD1_DATA2__SD1_DATA2 0x20d5
215 MX51_PAD_SD1_DATA3__SD1_DATA3 0x20d5
216 MX51_PAD_GPIO1_0__GPIO1_0 0x100
217 MX51_PAD_GPIO1_1__GPIO1_1 0x100
218 >;
219 };
220
221 pinctrl_fec: fecgrp {
222 fsl,pins = <
223 MX51_PAD_EIM_EB2__FEC_MDIO 0x000001f5
224 MX51_PAD_EIM_EB3__FEC_RDATA1 0x00000085
225 MX51_PAD_EIM_CS2__FEC_RDATA2 0x00000085
226 MX51_PAD_EIM_CS3__FEC_RDATA3 0x00000085
227 MX51_PAD_EIM_CS4__FEC_RX_ER 0x00000180
228 MX51_PAD_EIM_CS5__FEC_CRS 0x00000180
229 MX51_PAD_DISP2_DAT10__FEC_COL 0x00000180
230 MX51_PAD_DISP2_DAT11__FEC_RX_CLK 0x00000180
231 MX51_PAD_DISP2_DAT14__FEC_RDATA0 0x00002180
232 MX51_PAD_DISP2_DAT15__FEC_TDATA0 0x00002004
233 MX51_PAD_NANDF_CS2__FEC_TX_ER 0x00002004
234 MX51_PAD_DI2_PIN2__FEC_MDC 0x00002004
235 MX51_PAD_DISP2_DAT6__FEC_TDATA1 0x00002004
236 MX51_PAD_DISP2_DAT7__FEC_TDATA2 0x00002004
237 MX51_PAD_DISP2_DAT8__FEC_TDATA3 0x00002004
238 MX51_PAD_DISP2_DAT9__FEC_TX_EN 0x00002004
239 MX51_PAD_DISP2_DAT13__FEC_TX_CLK 0x00002180
240 MX51_PAD_DISP2_DAT12__FEC_RX_DV 0x000020a4
241 MX51_PAD_EIM_A20__GPIO2_14 0x00000085 /* Phy Reset */
242 >;
243 };
244
245 pinctrl_i2c2: i2c2grp {
246 fsl,pins = <
247 MX51_PAD_KEY_COL4__I2C2_SCL 0x400001ed
248 MX51_PAD_KEY_COL5__I2C2_SDA 0x400001ed
249 >;
250 };
251
252 pinctrl_interrupt_fpga: fpgaicgrp {
253 fsl,pins = <
254 MX51_PAD_EIM_D27__GPIO2_9 0xe5
255 >;
256 };
257
258 pinctrl_lcd: lcdgrp {
259 fsl,pins = <
260 MX51_PAD_DISP1_DAT0__DISP1_DAT0 0x5
261 MX51_PAD_DISP1_DAT1__DISP1_DAT1 0x5
262 MX51_PAD_DISP1_DAT2__DISP1_DAT2 0x5
263 MX51_PAD_DISP1_DAT3__DISP1_DAT3 0x5
264 MX51_PAD_DISP1_DAT4__DISP1_DAT4 0x5
265 MX51_PAD_DISP1_DAT5__DISP1_DAT5 0x5
266 MX51_PAD_DISP1_DAT6__DISP1_DAT6 0x5
267 MX51_PAD_DISP1_DAT7__DISP1_DAT7 0x5
268 MX51_PAD_DISP1_DAT8__DISP1_DAT8 0x5
269 MX51_PAD_DISP1_DAT9__DISP1_DAT9 0x5
270 MX51_PAD_DISP1_DAT10__DISP1_DAT10 0x5
271 MX51_PAD_DISP1_DAT11__DISP1_DAT11 0x5
272 MX51_PAD_DISP1_DAT12__DISP1_DAT12 0x5
273 MX51_PAD_DISP1_DAT13__DISP1_DAT13 0x5
274 MX51_PAD_DISP1_DAT14__DISP1_DAT14 0x5
275 MX51_PAD_DISP1_DAT15__DISP1_DAT15 0x5
276 MX51_PAD_DISP1_DAT16__DISP1_DAT16 0x5
277 MX51_PAD_DISP1_DAT17__DISP1_DAT17 0x5
278 MX51_PAD_DISP1_DAT18__DISP1_DAT18 0x5
279 MX51_PAD_DISP1_DAT19__DISP1_DAT19 0x5
280 MX51_PAD_DISP1_DAT20__DISP1_DAT20 0x5
281 MX51_PAD_DISP1_DAT21__DISP1_DAT21 0x5
282 MX51_PAD_DISP1_DAT22__DISP1_DAT22 0x5
283 MX51_PAD_DISP1_DAT23__DISP1_DAT23 0x5
284 MX51_PAD_DI1_PIN2__DI1_PIN2 0x5
285 MX51_PAD_DI1_PIN3__DI1_PIN3 0x5
286 MX51_PAD_DI2_DISP_CLK__DI2_DISP_CLK 0x5
287 MX51_PAD_DI_GP4__DI2_PIN15 0x5
288 >;
289 };
290
291 pinctrl_pwm_backlight: backlightgrp {
292 fsl,pins = <
293 MX51_PAD_GPIO1_2__PWM1_PWMO 0x80000000
294 >;
295 };
296
297 pinctrl_uart1: uart1grp {
298 fsl,pins = <
299 MX51_PAD_UART1_RXD__UART1_RXD 0x1c5
300 MX51_PAD_UART1_TXD__UART1_TXD 0x1c5
301 >;
302 };
303
304 pinctrl_uart2: uart2grp {
305 fsl,pins = <
306 MX51_PAD_UART2_RXD__UART2_RXD 0x1c5
307 MX51_PAD_UART2_TXD__UART2_TXD 0x1c5
308 >;
309 };
310
311 pinctrl_uart3: uart3grp {
312 fsl,pins = <
313 MX51_PAD_EIM_D25__UART3_RXD 0x1c5
314 MX51_PAD_EIM_D26__UART3_TXD 0x1c5
315 >;
316 };
317
318 pinctrl_weim: weimgrp {
319 fsl,pins = <
320 MX51_PAD_EIM_DTACK__EIM_DTACK 0x85
321 MX51_PAD_EIM_CS0__EIM_CS0 0x0
322 MX51_PAD_EIM_CS1__EIM_CS1 0x0
323 MX51_PAD_EIM_EB0__EIM_EB0 0x85
324 MX51_PAD_EIM_EB1__EIM_EB1 0x85
325 MX51_PAD_EIM_OE__EIM_OE 0x85
326 MX51_PAD_EIM_LBA__EIM_LBA 0x85
327 >;
328 };
329};
1/*
2 * Copyright 2015 Savoir-faire Linux
3 *
4 * This device tree is based on imx51-babbage.dts
5 *
6 * Licensed under the X11 license or the GPL v2 (or later)
7 */
8
9/dts-v1/;
10#include "imx51.dtsi"
11
12/ {
13 model = "Technologic Systems TS-4800";
14 compatible = "technologic,imx51-ts4800", "fsl,imx51";
15
16 chosen {
17 stdout-path = &uart1;
18 };
19
20 memory@90000000 {
21 device_type = "memory";
22 reg = <0x90000000 0x10000000>;
23 };
24
25 clocks {
26 ckih1 {
27 clock-frequency = <22579200>;
28 };
29
30 ckih2 {
31 clock-frequency = <24576000>;
32 };
33 };
34
35 backlight_reg: regulator-backlight {
36 compatible = "regulator-fixed";
37 pinctrl-names = "default";
38 pinctrl-0 = <&pinctrl_enable_lcd>;
39 regulator-name = "enable_lcd_reg";
40 regulator-min-microvolt = <3300000>;
41 regulator-max-microvolt = <3300000>;
42 gpio = <&gpio4 9 GPIO_ACTIVE_HIGH>;
43 enable-active-high;
44 };
45
46 backlight: backlight {
47 compatible = "pwm-backlight";
48 pwms = <&pwm1 0 78770>;
49 brightness-levels = <0 150 200 255>;
50 default-brightness-level = <1>;
51 power-supply = <&backlight_reg>;
52 };
53
54 display1: disp1 {
55 compatible = "fsl,imx-parallel-display";
56 interface-pix-fmt = "rgb24";
57 pinctrl-names = "default";
58 pinctrl-0 = <&pinctrl_lcd>;
59
60 display-timings {
61 800x480p60 {
62 native-mode;
63 clock-frequency = <30066000>;
64 hactive = <800>;
65 vactive = <480>;
66 hfront-porch = <50>;
67 hback-porch = <70>;
68 hsync-len = <50>;
69 vback-porch = <0>;
70 vfront-porch = <0>;
71 vsync-len = <50>;
72 };
73 };
74
75 port {
76 display0_in: endpoint {
77 remote-endpoint = <&ipu_di0_disp1>;
78 };
79 };
80 };
81};
82
83&esdhc1 {
84 pinctrl-names = "default";
85 pinctrl-0 = <&pinctrl_esdhc1>;
86 cd-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
87 wp-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
88 status = "okay";
89};
90
91&fec {
92 pinctrl-names = "default";
93 pinctrl-0 = <&pinctrl_fec>;
94 phy-mode = "mii";
95 phy-reset-gpios = <&gpio2 14 GPIO_ACTIVE_LOW>;
96 phy-reset-duration = <1>;
97 status = "okay";
98};
99
100&i2c2 {
101 pinctrl-names = "default";
102 pinctrl-0 = <&pinctrl_i2c2>;
103 status = "okay";
104
105 rtc: m41t00@68 {
106 compatible = "st,m41t00";
107 reg = <0x68>;
108 };
109};
110
111&ipu_di0_disp1 {
112 remote-endpoint = <&display0_in>;
113};
114
115&pwm1 {
116 pinctrl-names = "default";
117 pinctrl-0 = <&pinctrl_pwm_backlight>;
118 status = "okay";
119};
120
121&uart1 {
122 pinctrl-names = "default";
123 pinctrl-0 = <&pinctrl_uart1>;
124 status = "okay";
125};
126
127&uart2 {
128 pinctrl-names = "default";
129 pinctrl-0 = <&pinctrl_uart2>;
130 status = "okay";
131};
132
133&uart3 {
134 pinctrl-names = "default";
135 pinctrl-0 = <&pinctrl_uart3>;
136 status = "okay";
137};
138
139&weim {
140 pinctrl-names = "default";
141 pinctrl-0 = <&pinctrl_weim>;
142 status = "okay";
143
144 fpga@0 {
145 compatible = "simple-bus";
146 fsl,weim-cs-timing = <0x0061008F 0x00000002 0x1c022000
147 0x00000000 0x1c092480 0x00000000>;
148 reg = <0 0x0000000 0x1d000>;
149 #address-cells = <1>;
150 #size-cells = <1>;
151 ranges = <0 0 0 0x1d000>;
152
153 syscon: syscon@10000 {
154 compatible = "syscon", "simple-mfd";
155 reg = <0x10000 0x3d>;
156 reg-io-width = <2>;
157
158 wdt {
159 compatible = "technologic,ts4800-wdt";
160 syscon = <&syscon 0xe>;
161 };
162 };
163
164 touchscreen@12000 {
165 compatible = "technologic,ts4800-ts";
166 reg = <0x12000 0x1000>;
167 syscon = <&syscon 0x10 6>;
168 };
169
170 fpga_irqc: fpga-irqc@15000 {
171 compatible = "technologic,ts4800-irqc";
172 reg = <0x15000 0x1000>;
173 pinctrl-names = "default";
174 pinctrl-0 = <&pinctrl_interrupt_fpga>;
175 interrupt-parent = <&gpio2>;
176 interrupts= <9 IRQ_TYPE_LEVEL_HIGH>;
177 interrupt-controller;
178 #interrupt-cells = <1>;
179 };
180
181 can@1a000 {
182 compatible = "technologic,sja1000";
183 reg = <0x1a000 0x100>;
184 interrupt-parent = <&fpga_irqc>;
185 interrupts = <1>;
186 reg-io-width = <2>;
187 nxp,tx-output-config = <0x06>;
188 nxp,external-clock-frequency = <24000000>;
189 };
190 };
191};
192
193&iomuxc {
194 pinctrl_ecspi1: ecspi1grp {
195 fsl,pins = <
196 MX51_PAD_CSPI1_MISO__ECSPI1_MISO 0x185
197 MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI 0x185
198 MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK 0x185
199 MX51_PAD_CSPI1_SS0__GPIO4_24 0x85 /* CS0 */
200 >;
201 };
202
203 pinctrl_enable_lcd: enablelcdgrp {
204 fsl,pins = <
205 MX51_PAD_CSI2_D12__GPIO4_9 0x1c5
206 >;
207 };
208
209 pinctrl_esdhc1: esdhc1grp {
210 fsl,pins = <
211 MX51_PAD_SD1_CMD__SD1_CMD 0x400020d5
212 MX51_PAD_SD1_CLK__SD1_CLK 0x20d5
213 MX51_PAD_SD1_DATA0__SD1_DATA0 0x20d5
214 MX51_PAD_SD1_DATA1__SD1_DATA1 0x20d5
215 MX51_PAD_SD1_DATA2__SD1_DATA2 0x20d5
216 MX51_PAD_SD1_DATA3__SD1_DATA3 0x20d5
217 MX51_PAD_GPIO1_0__GPIO1_0 0x100
218 MX51_PAD_GPIO1_1__GPIO1_1 0x100
219 >;
220 };
221
222 pinctrl_fec: fecgrp {
223 fsl,pins = <
224 MX51_PAD_EIM_EB2__FEC_MDIO 0x000001f5
225 MX51_PAD_EIM_EB3__FEC_RDATA1 0x00000085
226 MX51_PAD_EIM_CS2__FEC_RDATA2 0x00000085
227 MX51_PAD_EIM_CS3__FEC_RDATA3 0x00000085
228 MX51_PAD_EIM_CS4__FEC_RX_ER 0x00000180
229 MX51_PAD_EIM_CS5__FEC_CRS 0x00000180
230 MX51_PAD_DISP2_DAT10__FEC_COL 0x00000180
231 MX51_PAD_DISP2_DAT11__FEC_RX_CLK 0x00000180
232 MX51_PAD_DISP2_DAT14__FEC_RDATA0 0x00002180
233 MX51_PAD_DISP2_DAT15__FEC_TDATA0 0x00002004
234 MX51_PAD_NANDF_CS2__FEC_TX_ER 0x00002004
235 MX51_PAD_DI2_PIN2__FEC_MDC 0x00002004
236 MX51_PAD_DISP2_DAT6__FEC_TDATA1 0x00002004
237 MX51_PAD_DISP2_DAT7__FEC_TDATA2 0x00002004
238 MX51_PAD_DISP2_DAT8__FEC_TDATA3 0x00002004
239 MX51_PAD_DISP2_DAT9__FEC_TX_EN 0x00002004
240 MX51_PAD_DISP2_DAT13__FEC_TX_CLK 0x00002180
241 MX51_PAD_DISP2_DAT12__FEC_RX_DV 0x000020a4
242 MX51_PAD_EIM_A20__GPIO2_14 0x00000085 /* Phy Reset */
243 >;
244 };
245
246 pinctrl_i2c2: i2c2grp {
247 fsl,pins = <
248 MX51_PAD_KEY_COL4__I2C2_SCL 0x400001ed
249 MX51_PAD_KEY_COL5__I2C2_SDA 0x400001ed
250 >;
251 };
252
253 pinctrl_interrupt_fpga: fpgaicgrp {
254 fsl,pins = <
255 MX51_PAD_EIM_D27__GPIO2_9 0xe5
256 >;
257 };
258
259 pinctrl_lcd: lcdgrp {
260 fsl,pins = <
261 MX51_PAD_DISP1_DAT0__DISP1_DAT0 0x5
262 MX51_PAD_DISP1_DAT1__DISP1_DAT1 0x5
263 MX51_PAD_DISP1_DAT2__DISP1_DAT2 0x5
264 MX51_PAD_DISP1_DAT3__DISP1_DAT3 0x5
265 MX51_PAD_DISP1_DAT4__DISP1_DAT4 0x5
266 MX51_PAD_DISP1_DAT5__DISP1_DAT5 0x5
267 MX51_PAD_DISP1_DAT6__DISP1_DAT6 0x5
268 MX51_PAD_DISP1_DAT7__DISP1_DAT7 0x5
269 MX51_PAD_DISP1_DAT8__DISP1_DAT8 0x5
270 MX51_PAD_DISP1_DAT9__DISP1_DAT9 0x5
271 MX51_PAD_DISP1_DAT10__DISP1_DAT10 0x5
272 MX51_PAD_DISP1_DAT11__DISP1_DAT11 0x5
273 MX51_PAD_DISP1_DAT12__DISP1_DAT12 0x5
274 MX51_PAD_DISP1_DAT13__DISP1_DAT13 0x5
275 MX51_PAD_DISP1_DAT14__DISP1_DAT14 0x5
276 MX51_PAD_DISP1_DAT15__DISP1_DAT15 0x5
277 MX51_PAD_DISP1_DAT16__DISP1_DAT16 0x5
278 MX51_PAD_DISP1_DAT17__DISP1_DAT17 0x5
279 MX51_PAD_DISP1_DAT18__DISP1_DAT18 0x5
280 MX51_PAD_DISP1_DAT19__DISP1_DAT19 0x5
281 MX51_PAD_DISP1_DAT20__DISP1_DAT20 0x5
282 MX51_PAD_DISP1_DAT21__DISP1_DAT21 0x5
283 MX51_PAD_DISP1_DAT22__DISP1_DAT22 0x5
284 MX51_PAD_DISP1_DAT23__DISP1_DAT23 0x5
285 MX51_PAD_DI1_PIN2__DI1_PIN2 0x5
286 MX51_PAD_DI1_PIN3__DI1_PIN3 0x5
287 MX51_PAD_DI2_DISP_CLK__DI2_DISP_CLK 0x5
288 MX51_PAD_DI_GP4__DI2_PIN15 0x5
289 >;
290 };
291
292 pinctrl_pwm_backlight: backlightgrp {
293 fsl,pins = <
294 MX51_PAD_GPIO1_2__PWM1_PWMO 0x80000000
295 >;
296 };
297
298 pinctrl_uart1: uart1grp {
299 fsl,pins = <
300 MX51_PAD_UART1_RXD__UART1_RXD 0x1c5
301 MX51_PAD_UART1_TXD__UART1_TXD 0x1c5
302 >;
303 };
304
305 pinctrl_uart2: uart2grp {
306 fsl,pins = <
307 MX51_PAD_UART2_RXD__UART2_RXD 0x1c5
308 MX51_PAD_UART2_TXD__UART2_TXD 0x1c5
309 >;
310 };
311
312 pinctrl_uart3: uart3grp {
313 fsl,pins = <
314 MX51_PAD_EIM_D25__UART3_RXD 0x1c5
315 MX51_PAD_EIM_D26__UART3_TXD 0x1c5
316 >;
317 };
318
319 pinctrl_weim: weimgrp {
320 fsl,pins = <
321 MX51_PAD_EIM_DTACK__EIM_DTACK 0x85
322 MX51_PAD_EIM_CS0__EIM_CS0 0x0
323 MX51_PAD_EIM_CS1__EIM_CS1 0x0
324 MX51_PAD_EIM_EB0__EIM_EB0 0x85
325 MX51_PAD_EIM_EB1__EIM_EB1 0x85
326 MX51_PAD_EIM_OE__EIM_OE 0x85
327 MX51_PAD_EIM_LBA__EIM_LBA 0x85
328 >;
329 };
330};