Loading...
1/*
2 * Device Tree Source for OMAP3 clock data
3 *
4 * Copyright (C) 2013 Texas Instruments, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10&prm_clocks {
11 virt_16_8m_ck: virt_16_8m_ck {
12 #clock-cells = <0>;
13 compatible = "fixed-clock";
14 clock-frequency = <16800000>;
15 };
16
17 osc_sys_ck: osc_sys_ck@d40 {
18 #clock-cells = <0>;
19 compatible = "ti,mux-clock";
20 clocks = <&virt_12m_ck>, <&virt_13m_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_38_4m_ck>, <&virt_16_8m_ck>;
21 reg = <0x0d40>;
22 };
23
24 sys_ck: sys_ck@1270 {
25 #clock-cells = <0>;
26 compatible = "ti,divider-clock";
27 clocks = <&osc_sys_ck>;
28 ti,bit-shift = <6>;
29 ti,max-div = <3>;
30 reg = <0x1270>;
31 ti,index-starts-at-one;
32 };
33
34 sys_clkout1: sys_clkout1@d70 {
35 #clock-cells = <0>;
36 compatible = "ti,gate-clock";
37 clocks = <&osc_sys_ck>;
38 reg = <0x0d70>;
39 ti,bit-shift = <7>;
40 };
41
42 dpll3_x2_ck: dpll3_x2_ck {
43 #clock-cells = <0>;
44 compatible = "fixed-factor-clock";
45 clocks = <&dpll3_ck>;
46 clock-mult = <2>;
47 clock-div = <1>;
48 };
49
50 dpll3_m2x2_ck: dpll3_m2x2_ck {
51 #clock-cells = <0>;
52 compatible = "fixed-factor-clock";
53 clocks = <&dpll3_m2_ck>;
54 clock-mult = <2>;
55 clock-div = <1>;
56 };
57
58 dpll4_x2_ck: dpll4_x2_ck {
59 #clock-cells = <0>;
60 compatible = "fixed-factor-clock";
61 clocks = <&dpll4_ck>;
62 clock-mult = <2>;
63 clock-div = <1>;
64 };
65
66 corex2_fck: corex2_fck {
67 #clock-cells = <0>;
68 compatible = "fixed-factor-clock";
69 clocks = <&dpll3_m2x2_ck>;
70 clock-mult = <1>;
71 clock-div = <1>;
72 };
73
74 wkup_l4_ick: wkup_l4_ick {
75 #clock-cells = <0>;
76 compatible = "fixed-factor-clock";
77 clocks = <&sys_ck>;
78 clock-mult = <1>;
79 clock-div = <1>;
80 };
81};
82
83&scm_clocks {
84 mcbsp5_mux_fck: mcbsp5_mux_fck@68 {
85 #clock-cells = <0>;
86 compatible = "ti,composite-mux-clock";
87 clocks = <&core_96m_fck>, <&mcbsp_clks>;
88 ti,bit-shift = <4>;
89 reg = <0x68>;
90 };
91
92 mcbsp5_fck: mcbsp5_fck {
93 #clock-cells = <0>;
94 compatible = "ti,composite-clock";
95 clocks = <&mcbsp5_gate_fck>, <&mcbsp5_mux_fck>;
96 };
97
98 mcbsp1_mux_fck: mcbsp1_mux_fck@4 {
99 #clock-cells = <0>;
100 compatible = "ti,composite-mux-clock";
101 clocks = <&core_96m_fck>, <&mcbsp_clks>;
102 ti,bit-shift = <2>;
103 reg = <0x04>;
104 };
105
106 mcbsp1_fck: mcbsp1_fck {
107 #clock-cells = <0>;
108 compatible = "ti,composite-clock";
109 clocks = <&mcbsp1_gate_fck>, <&mcbsp1_mux_fck>;
110 };
111
112 mcbsp2_mux_fck: mcbsp2_mux_fck@4 {
113 #clock-cells = <0>;
114 compatible = "ti,composite-mux-clock";
115 clocks = <&per_96m_fck>, <&mcbsp_clks>;
116 ti,bit-shift = <6>;
117 reg = <0x04>;
118 };
119
120 mcbsp2_fck: mcbsp2_fck {
121 #clock-cells = <0>;
122 compatible = "ti,composite-clock";
123 clocks = <&mcbsp2_gate_fck>, <&mcbsp2_mux_fck>;
124 };
125
126 mcbsp3_mux_fck: mcbsp3_mux_fck@68 {
127 #clock-cells = <0>;
128 compatible = "ti,composite-mux-clock";
129 clocks = <&per_96m_fck>, <&mcbsp_clks>;
130 reg = <0x68>;
131 };
132
133 mcbsp3_fck: mcbsp3_fck {
134 #clock-cells = <0>;
135 compatible = "ti,composite-clock";
136 clocks = <&mcbsp3_gate_fck>, <&mcbsp3_mux_fck>;
137 };
138
139 mcbsp4_mux_fck: mcbsp4_mux_fck@68 {
140 #clock-cells = <0>;
141 compatible = "ti,composite-mux-clock";
142 clocks = <&per_96m_fck>, <&mcbsp_clks>;
143 ti,bit-shift = <2>;
144 reg = <0x68>;
145 };
146
147 mcbsp4_fck: mcbsp4_fck {
148 #clock-cells = <0>;
149 compatible = "ti,composite-clock";
150 clocks = <&mcbsp4_gate_fck>, <&mcbsp4_mux_fck>;
151 };
152};
153&cm_clocks {
154 dummy_apb_pclk: dummy_apb_pclk {
155 #clock-cells = <0>;
156 compatible = "fixed-clock";
157 clock-frequency = <0x0>;
158 };
159
160 omap_32k_fck: omap_32k_fck {
161 #clock-cells = <0>;
162 compatible = "fixed-clock";
163 clock-frequency = <32768>;
164 };
165
166 virt_12m_ck: virt_12m_ck {
167 #clock-cells = <0>;
168 compatible = "fixed-clock";
169 clock-frequency = <12000000>;
170 };
171
172 virt_13m_ck: virt_13m_ck {
173 #clock-cells = <0>;
174 compatible = "fixed-clock";
175 clock-frequency = <13000000>;
176 };
177
178 virt_19200000_ck: virt_19200000_ck {
179 #clock-cells = <0>;
180 compatible = "fixed-clock";
181 clock-frequency = <19200000>;
182 };
183
184 virt_26000000_ck: virt_26000000_ck {
185 #clock-cells = <0>;
186 compatible = "fixed-clock";
187 clock-frequency = <26000000>;
188 };
189
190 virt_38_4m_ck: virt_38_4m_ck {
191 #clock-cells = <0>;
192 compatible = "fixed-clock";
193 clock-frequency = <38400000>;
194 };
195
196 dpll4_ck: dpll4_ck@d00 {
197 #clock-cells = <0>;
198 compatible = "ti,omap3-dpll-per-clock";
199 clocks = <&sys_ck>, <&sys_ck>;
200 reg = <0x0d00>, <0x0d20>, <0x0d44>, <0x0d30>;
201 };
202
203 dpll4_m2_ck: dpll4_m2_ck@d48 {
204 #clock-cells = <0>;
205 compatible = "ti,divider-clock";
206 clocks = <&dpll4_ck>;
207 ti,max-div = <63>;
208 reg = <0x0d48>;
209 ti,index-starts-at-one;
210 };
211
212 dpll4_m2x2_mul_ck: dpll4_m2x2_mul_ck {
213 #clock-cells = <0>;
214 compatible = "fixed-factor-clock";
215 clocks = <&dpll4_m2_ck>;
216 clock-mult = <2>;
217 clock-div = <1>;
218 };
219
220 dpll4_m2x2_ck: dpll4_m2x2_ck@d00 {
221 #clock-cells = <0>;
222 compatible = "ti,gate-clock";
223 clocks = <&dpll4_m2x2_mul_ck>;
224 ti,bit-shift = <0x1b>;
225 reg = <0x0d00>;
226 ti,set-bit-to-disable;
227 };
228
229 omap_96m_alwon_fck: omap_96m_alwon_fck {
230 #clock-cells = <0>;
231 compatible = "fixed-factor-clock";
232 clocks = <&dpll4_m2x2_ck>;
233 clock-mult = <1>;
234 clock-div = <1>;
235 };
236
237 dpll3_ck: dpll3_ck@d00 {
238 #clock-cells = <0>;
239 compatible = "ti,omap3-dpll-core-clock";
240 clocks = <&sys_ck>, <&sys_ck>;
241 reg = <0x0d00>, <0x0d20>, <0x0d40>, <0x0d30>;
242 };
243
244 dpll3_m3_ck: dpll3_m3_ck@1140 {
245 #clock-cells = <0>;
246 compatible = "ti,divider-clock";
247 clocks = <&dpll3_ck>;
248 ti,bit-shift = <16>;
249 ti,max-div = <31>;
250 reg = <0x1140>;
251 ti,index-starts-at-one;
252 };
253
254 dpll3_m3x2_mul_ck: dpll3_m3x2_mul_ck {
255 #clock-cells = <0>;
256 compatible = "fixed-factor-clock";
257 clocks = <&dpll3_m3_ck>;
258 clock-mult = <2>;
259 clock-div = <1>;
260 };
261
262 dpll3_m3x2_ck: dpll3_m3x2_ck@d00 {
263 #clock-cells = <0>;
264 compatible = "ti,gate-clock";
265 clocks = <&dpll3_m3x2_mul_ck>;
266 ti,bit-shift = <0xc>;
267 reg = <0x0d00>;
268 ti,set-bit-to-disable;
269 };
270
271 emu_core_alwon_ck: emu_core_alwon_ck {
272 #clock-cells = <0>;
273 compatible = "fixed-factor-clock";
274 clocks = <&dpll3_m3x2_ck>;
275 clock-mult = <1>;
276 clock-div = <1>;
277 };
278
279 sys_altclk: sys_altclk {
280 #clock-cells = <0>;
281 compatible = "fixed-clock";
282 clock-frequency = <0x0>;
283 };
284
285 mcbsp_clks: mcbsp_clks {
286 #clock-cells = <0>;
287 compatible = "fixed-clock";
288 clock-frequency = <0x0>;
289 };
290
291 dpll3_m2_ck: dpll3_m2_ck@d40 {
292 #clock-cells = <0>;
293 compatible = "ti,divider-clock";
294 clocks = <&dpll3_ck>;
295 ti,bit-shift = <27>;
296 ti,max-div = <31>;
297 reg = <0x0d40>;
298 ti,index-starts-at-one;
299 };
300
301 core_ck: core_ck {
302 #clock-cells = <0>;
303 compatible = "fixed-factor-clock";
304 clocks = <&dpll3_m2_ck>;
305 clock-mult = <1>;
306 clock-div = <1>;
307 };
308
309 dpll1_fck: dpll1_fck@940 {
310 #clock-cells = <0>;
311 compatible = "ti,divider-clock";
312 clocks = <&core_ck>;
313 ti,bit-shift = <19>;
314 ti,max-div = <7>;
315 reg = <0x0940>;
316 ti,index-starts-at-one;
317 };
318
319 dpll1_ck: dpll1_ck@904 {
320 #clock-cells = <0>;
321 compatible = "ti,omap3-dpll-clock";
322 clocks = <&sys_ck>, <&dpll1_fck>;
323 reg = <0x0904>, <0x0924>, <0x0940>, <0x0934>;
324 };
325
326 dpll1_x2_ck: dpll1_x2_ck {
327 #clock-cells = <0>;
328 compatible = "fixed-factor-clock";
329 clocks = <&dpll1_ck>;
330 clock-mult = <2>;
331 clock-div = <1>;
332 };
333
334 dpll1_x2m2_ck: dpll1_x2m2_ck@944 {
335 #clock-cells = <0>;
336 compatible = "ti,divider-clock";
337 clocks = <&dpll1_x2_ck>;
338 ti,max-div = <31>;
339 reg = <0x0944>;
340 ti,index-starts-at-one;
341 };
342
343 cm_96m_fck: cm_96m_fck {
344 #clock-cells = <0>;
345 compatible = "fixed-factor-clock";
346 clocks = <&omap_96m_alwon_fck>;
347 clock-mult = <1>;
348 clock-div = <1>;
349 };
350
351 omap_96m_fck: omap_96m_fck@d40 {
352 #clock-cells = <0>;
353 compatible = "ti,mux-clock";
354 clocks = <&cm_96m_fck>, <&sys_ck>;
355 ti,bit-shift = <6>;
356 reg = <0x0d40>;
357 };
358
359 dpll4_m3_ck: dpll4_m3_ck@e40 {
360 #clock-cells = <0>;
361 compatible = "ti,divider-clock";
362 clocks = <&dpll4_ck>;
363 ti,bit-shift = <8>;
364 ti,max-div = <32>;
365 reg = <0x0e40>;
366 ti,index-starts-at-one;
367 };
368
369 dpll4_m3x2_mul_ck: dpll4_m3x2_mul_ck {
370 #clock-cells = <0>;
371 compatible = "fixed-factor-clock";
372 clocks = <&dpll4_m3_ck>;
373 clock-mult = <2>;
374 clock-div = <1>;
375 };
376
377 dpll4_m3x2_ck: dpll4_m3x2_ck@d00 {
378 #clock-cells = <0>;
379 compatible = "ti,gate-clock";
380 clocks = <&dpll4_m3x2_mul_ck>;
381 ti,bit-shift = <0x1c>;
382 reg = <0x0d00>;
383 ti,set-bit-to-disable;
384 };
385
386 omap_54m_fck: omap_54m_fck@d40 {
387 #clock-cells = <0>;
388 compatible = "ti,mux-clock";
389 clocks = <&dpll4_m3x2_ck>, <&sys_altclk>;
390 ti,bit-shift = <5>;
391 reg = <0x0d40>;
392 };
393
394 cm_96m_d2_fck: cm_96m_d2_fck {
395 #clock-cells = <0>;
396 compatible = "fixed-factor-clock";
397 clocks = <&cm_96m_fck>;
398 clock-mult = <1>;
399 clock-div = <2>;
400 };
401
402 omap_48m_fck: omap_48m_fck@d40 {
403 #clock-cells = <0>;
404 compatible = "ti,mux-clock";
405 clocks = <&cm_96m_d2_fck>, <&sys_altclk>;
406 ti,bit-shift = <3>;
407 reg = <0x0d40>;
408 };
409
410 omap_12m_fck: omap_12m_fck {
411 #clock-cells = <0>;
412 compatible = "fixed-factor-clock";
413 clocks = <&omap_48m_fck>;
414 clock-mult = <1>;
415 clock-div = <4>;
416 };
417
418 dpll4_m4_ck: dpll4_m4_ck@e40 {
419 #clock-cells = <0>;
420 compatible = "ti,divider-clock";
421 clocks = <&dpll4_ck>;
422 ti,max-div = <32>;
423 reg = <0x0e40>;
424 ti,index-starts-at-one;
425 };
426
427 dpll4_m4x2_mul_ck: dpll4_m4x2_mul_ck {
428 #clock-cells = <0>;
429 compatible = "ti,fixed-factor-clock";
430 clocks = <&dpll4_m4_ck>;
431 ti,clock-mult = <2>;
432 ti,clock-div = <1>;
433 ti,set-rate-parent;
434 };
435
436 dpll4_m4x2_ck: dpll4_m4x2_ck@d00 {
437 #clock-cells = <0>;
438 compatible = "ti,gate-clock";
439 clocks = <&dpll4_m4x2_mul_ck>;
440 ti,bit-shift = <0x1d>;
441 reg = <0x0d00>;
442 ti,set-bit-to-disable;
443 ti,set-rate-parent;
444 };
445
446 dpll4_m5_ck: dpll4_m5_ck@f40 {
447 #clock-cells = <0>;
448 compatible = "ti,divider-clock";
449 clocks = <&dpll4_ck>;
450 ti,max-div = <63>;
451 reg = <0x0f40>;
452 ti,index-starts-at-one;
453 };
454
455 dpll4_m5x2_mul_ck: dpll4_m5x2_mul_ck {
456 #clock-cells = <0>;
457 compatible = "ti,fixed-factor-clock";
458 clocks = <&dpll4_m5_ck>;
459 ti,clock-mult = <2>;
460 ti,clock-div = <1>;
461 ti,set-rate-parent;
462 };
463
464 dpll4_m5x2_ck: dpll4_m5x2_ck@d00 {
465 #clock-cells = <0>;
466 compatible = "ti,gate-clock";
467 clocks = <&dpll4_m5x2_mul_ck>;
468 ti,bit-shift = <0x1e>;
469 reg = <0x0d00>;
470 ti,set-bit-to-disable;
471 ti,set-rate-parent;
472 };
473
474 dpll4_m6_ck: dpll4_m6_ck@1140 {
475 #clock-cells = <0>;
476 compatible = "ti,divider-clock";
477 clocks = <&dpll4_ck>;
478 ti,bit-shift = <24>;
479 ti,max-div = <63>;
480 reg = <0x1140>;
481 ti,index-starts-at-one;
482 };
483
484 dpll4_m6x2_mul_ck: dpll4_m6x2_mul_ck {
485 #clock-cells = <0>;
486 compatible = "fixed-factor-clock";
487 clocks = <&dpll4_m6_ck>;
488 clock-mult = <2>;
489 clock-div = <1>;
490 };
491
492 dpll4_m6x2_ck: dpll4_m6x2_ck@d00 {
493 #clock-cells = <0>;
494 compatible = "ti,gate-clock";
495 clocks = <&dpll4_m6x2_mul_ck>;
496 ti,bit-shift = <0x1f>;
497 reg = <0x0d00>;
498 ti,set-bit-to-disable;
499 };
500
501 emu_per_alwon_ck: emu_per_alwon_ck {
502 #clock-cells = <0>;
503 compatible = "fixed-factor-clock";
504 clocks = <&dpll4_m6x2_ck>;
505 clock-mult = <1>;
506 clock-div = <1>;
507 };
508
509 clkout2_src_gate_ck: clkout2_src_gate_ck@d70 {
510 #clock-cells = <0>;
511 compatible = "ti,composite-no-wait-gate-clock";
512 clocks = <&core_ck>;
513 ti,bit-shift = <7>;
514 reg = <0x0d70>;
515 };
516
517 clkout2_src_mux_ck: clkout2_src_mux_ck@d70 {
518 #clock-cells = <0>;
519 compatible = "ti,composite-mux-clock";
520 clocks = <&core_ck>, <&sys_ck>, <&cm_96m_fck>, <&omap_54m_fck>;
521 reg = <0x0d70>;
522 };
523
524 clkout2_src_ck: clkout2_src_ck {
525 #clock-cells = <0>;
526 compatible = "ti,composite-clock";
527 clocks = <&clkout2_src_gate_ck>, <&clkout2_src_mux_ck>;
528 };
529
530 sys_clkout2: sys_clkout2@d70 {
531 #clock-cells = <0>;
532 compatible = "ti,divider-clock";
533 clocks = <&clkout2_src_ck>;
534 ti,bit-shift = <3>;
535 ti,max-div = <64>;
536 reg = <0x0d70>;
537 ti,index-power-of-two;
538 };
539
540 mpu_ck: mpu_ck {
541 #clock-cells = <0>;
542 compatible = "fixed-factor-clock";
543 clocks = <&dpll1_x2m2_ck>;
544 clock-mult = <1>;
545 clock-div = <1>;
546 };
547
548 arm_fck: arm_fck@924 {
549 #clock-cells = <0>;
550 compatible = "ti,divider-clock";
551 clocks = <&mpu_ck>;
552 reg = <0x0924>;
553 ti,max-div = <2>;
554 };
555
556 emu_mpu_alwon_ck: emu_mpu_alwon_ck {
557 #clock-cells = <0>;
558 compatible = "fixed-factor-clock";
559 clocks = <&mpu_ck>;
560 clock-mult = <1>;
561 clock-div = <1>;
562 };
563
564 l3_ick: l3_ick@a40 {
565 #clock-cells = <0>;
566 compatible = "ti,divider-clock";
567 clocks = <&core_ck>;
568 ti,max-div = <3>;
569 reg = <0x0a40>;
570 ti,index-starts-at-one;
571 };
572
573 l4_ick: l4_ick@a40 {
574 #clock-cells = <0>;
575 compatible = "ti,divider-clock";
576 clocks = <&l3_ick>;
577 ti,bit-shift = <2>;
578 ti,max-div = <3>;
579 reg = <0x0a40>;
580 ti,index-starts-at-one;
581 };
582
583 rm_ick: rm_ick@c40 {
584 #clock-cells = <0>;
585 compatible = "ti,divider-clock";
586 clocks = <&l4_ick>;
587 ti,bit-shift = <1>;
588 ti,max-div = <3>;
589 reg = <0x0c40>;
590 ti,index-starts-at-one;
591 };
592
593 gpt10_gate_fck: gpt10_gate_fck@a00 {
594 #clock-cells = <0>;
595 compatible = "ti,composite-gate-clock";
596 clocks = <&sys_ck>;
597 ti,bit-shift = <11>;
598 reg = <0x0a00>;
599 };
600
601 gpt10_mux_fck: gpt10_mux_fck@a40 {
602 #clock-cells = <0>;
603 compatible = "ti,composite-mux-clock";
604 clocks = <&omap_32k_fck>, <&sys_ck>;
605 ti,bit-shift = <6>;
606 reg = <0x0a40>;
607 };
608
609 gpt10_fck: gpt10_fck {
610 #clock-cells = <0>;
611 compatible = "ti,composite-clock";
612 clocks = <&gpt10_gate_fck>, <&gpt10_mux_fck>;
613 };
614
615 gpt11_gate_fck: gpt11_gate_fck@a00 {
616 #clock-cells = <0>;
617 compatible = "ti,composite-gate-clock";
618 clocks = <&sys_ck>;
619 ti,bit-shift = <12>;
620 reg = <0x0a00>;
621 };
622
623 gpt11_mux_fck: gpt11_mux_fck@a40 {
624 #clock-cells = <0>;
625 compatible = "ti,composite-mux-clock";
626 clocks = <&omap_32k_fck>, <&sys_ck>;
627 ti,bit-shift = <7>;
628 reg = <0x0a40>;
629 };
630
631 gpt11_fck: gpt11_fck {
632 #clock-cells = <0>;
633 compatible = "ti,composite-clock";
634 clocks = <&gpt11_gate_fck>, <&gpt11_mux_fck>;
635 };
636
637 core_96m_fck: core_96m_fck {
638 #clock-cells = <0>;
639 compatible = "fixed-factor-clock";
640 clocks = <&omap_96m_fck>;
641 clock-mult = <1>;
642 clock-div = <1>;
643 };
644
645 mmchs2_fck: mmchs2_fck@a00 {
646 #clock-cells = <0>;
647 compatible = "ti,wait-gate-clock";
648 clocks = <&core_96m_fck>;
649 reg = <0x0a00>;
650 ti,bit-shift = <25>;
651 };
652
653 mmchs1_fck: mmchs1_fck@a00 {
654 #clock-cells = <0>;
655 compatible = "ti,wait-gate-clock";
656 clocks = <&core_96m_fck>;
657 reg = <0x0a00>;
658 ti,bit-shift = <24>;
659 };
660
661 i2c3_fck: i2c3_fck@a00 {
662 #clock-cells = <0>;
663 compatible = "ti,wait-gate-clock";
664 clocks = <&core_96m_fck>;
665 reg = <0x0a00>;
666 ti,bit-shift = <17>;
667 };
668
669 i2c2_fck: i2c2_fck@a00 {
670 #clock-cells = <0>;
671 compatible = "ti,wait-gate-clock";
672 clocks = <&core_96m_fck>;
673 reg = <0x0a00>;
674 ti,bit-shift = <16>;
675 };
676
677 i2c1_fck: i2c1_fck@a00 {
678 #clock-cells = <0>;
679 compatible = "ti,wait-gate-clock";
680 clocks = <&core_96m_fck>;
681 reg = <0x0a00>;
682 ti,bit-shift = <15>;
683 };
684
685 mcbsp5_gate_fck: mcbsp5_gate_fck@a00 {
686 #clock-cells = <0>;
687 compatible = "ti,composite-gate-clock";
688 clocks = <&mcbsp_clks>;
689 ti,bit-shift = <10>;
690 reg = <0x0a00>;
691 };
692
693 mcbsp1_gate_fck: mcbsp1_gate_fck@a00 {
694 #clock-cells = <0>;
695 compatible = "ti,composite-gate-clock";
696 clocks = <&mcbsp_clks>;
697 ti,bit-shift = <9>;
698 reg = <0x0a00>;
699 };
700
701 core_48m_fck: core_48m_fck {
702 #clock-cells = <0>;
703 compatible = "fixed-factor-clock";
704 clocks = <&omap_48m_fck>;
705 clock-mult = <1>;
706 clock-div = <1>;
707 };
708
709 mcspi4_fck: mcspi4_fck@a00 {
710 #clock-cells = <0>;
711 compatible = "ti,wait-gate-clock";
712 clocks = <&core_48m_fck>;
713 reg = <0x0a00>;
714 ti,bit-shift = <21>;
715 };
716
717 mcspi3_fck: mcspi3_fck@a00 {
718 #clock-cells = <0>;
719 compatible = "ti,wait-gate-clock";
720 clocks = <&core_48m_fck>;
721 reg = <0x0a00>;
722 ti,bit-shift = <20>;
723 };
724
725 mcspi2_fck: mcspi2_fck@a00 {
726 #clock-cells = <0>;
727 compatible = "ti,wait-gate-clock";
728 clocks = <&core_48m_fck>;
729 reg = <0x0a00>;
730 ti,bit-shift = <19>;
731 };
732
733 mcspi1_fck: mcspi1_fck@a00 {
734 #clock-cells = <0>;
735 compatible = "ti,wait-gate-clock";
736 clocks = <&core_48m_fck>;
737 reg = <0x0a00>;
738 ti,bit-shift = <18>;
739 };
740
741 uart2_fck: uart2_fck@a00 {
742 #clock-cells = <0>;
743 compatible = "ti,wait-gate-clock";
744 clocks = <&core_48m_fck>;
745 reg = <0x0a00>;
746 ti,bit-shift = <14>;
747 };
748
749 uart1_fck: uart1_fck@a00 {
750 #clock-cells = <0>;
751 compatible = "ti,wait-gate-clock";
752 clocks = <&core_48m_fck>;
753 reg = <0x0a00>;
754 ti,bit-shift = <13>;
755 };
756
757 core_12m_fck: core_12m_fck {
758 #clock-cells = <0>;
759 compatible = "fixed-factor-clock";
760 clocks = <&omap_12m_fck>;
761 clock-mult = <1>;
762 clock-div = <1>;
763 };
764
765 hdq_fck: hdq_fck@a00 {
766 #clock-cells = <0>;
767 compatible = "ti,wait-gate-clock";
768 clocks = <&core_12m_fck>;
769 reg = <0x0a00>;
770 ti,bit-shift = <22>;
771 };
772
773 core_l3_ick: core_l3_ick {
774 #clock-cells = <0>;
775 compatible = "fixed-factor-clock";
776 clocks = <&l3_ick>;
777 clock-mult = <1>;
778 clock-div = <1>;
779 };
780
781 sdrc_ick: sdrc_ick@a10 {
782 #clock-cells = <0>;
783 compatible = "ti,wait-gate-clock";
784 clocks = <&core_l3_ick>;
785 reg = <0x0a10>;
786 ti,bit-shift = <1>;
787 };
788
789 gpmc_fck: gpmc_fck {
790 #clock-cells = <0>;
791 compatible = "fixed-factor-clock";
792 clocks = <&core_l3_ick>;
793 clock-mult = <1>;
794 clock-div = <1>;
795 };
796
797 core_l4_ick: core_l4_ick {
798 #clock-cells = <0>;
799 compatible = "fixed-factor-clock";
800 clocks = <&l4_ick>;
801 clock-mult = <1>;
802 clock-div = <1>;
803 };
804
805 mmchs2_ick: mmchs2_ick@a10 {
806 #clock-cells = <0>;
807 compatible = "ti,omap3-interface-clock";
808 clocks = <&core_l4_ick>;
809 reg = <0x0a10>;
810 ti,bit-shift = <25>;
811 };
812
813 mmchs1_ick: mmchs1_ick@a10 {
814 #clock-cells = <0>;
815 compatible = "ti,omap3-interface-clock";
816 clocks = <&core_l4_ick>;
817 reg = <0x0a10>;
818 ti,bit-shift = <24>;
819 };
820
821 hdq_ick: hdq_ick@a10 {
822 #clock-cells = <0>;
823 compatible = "ti,omap3-interface-clock";
824 clocks = <&core_l4_ick>;
825 reg = <0x0a10>;
826 ti,bit-shift = <22>;
827 };
828
829 mcspi4_ick: mcspi4_ick@a10 {
830 #clock-cells = <0>;
831 compatible = "ti,omap3-interface-clock";
832 clocks = <&core_l4_ick>;
833 reg = <0x0a10>;
834 ti,bit-shift = <21>;
835 };
836
837 mcspi3_ick: mcspi3_ick@a10 {
838 #clock-cells = <0>;
839 compatible = "ti,omap3-interface-clock";
840 clocks = <&core_l4_ick>;
841 reg = <0x0a10>;
842 ti,bit-shift = <20>;
843 };
844
845 mcspi2_ick: mcspi2_ick@a10 {
846 #clock-cells = <0>;
847 compatible = "ti,omap3-interface-clock";
848 clocks = <&core_l4_ick>;
849 reg = <0x0a10>;
850 ti,bit-shift = <19>;
851 };
852
853 mcspi1_ick: mcspi1_ick@a10 {
854 #clock-cells = <0>;
855 compatible = "ti,omap3-interface-clock";
856 clocks = <&core_l4_ick>;
857 reg = <0x0a10>;
858 ti,bit-shift = <18>;
859 };
860
861 i2c3_ick: i2c3_ick@a10 {
862 #clock-cells = <0>;
863 compatible = "ti,omap3-interface-clock";
864 clocks = <&core_l4_ick>;
865 reg = <0x0a10>;
866 ti,bit-shift = <17>;
867 };
868
869 i2c2_ick: i2c2_ick@a10 {
870 #clock-cells = <0>;
871 compatible = "ti,omap3-interface-clock";
872 clocks = <&core_l4_ick>;
873 reg = <0x0a10>;
874 ti,bit-shift = <16>;
875 };
876
877 i2c1_ick: i2c1_ick@a10 {
878 #clock-cells = <0>;
879 compatible = "ti,omap3-interface-clock";
880 clocks = <&core_l4_ick>;
881 reg = <0x0a10>;
882 ti,bit-shift = <15>;
883 };
884
885 uart2_ick: uart2_ick@a10 {
886 #clock-cells = <0>;
887 compatible = "ti,omap3-interface-clock";
888 clocks = <&core_l4_ick>;
889 reg = <0x0a10>;
890 ti,bit-shift = <14>;
891 };
892
893 uart1_ick: uart1_ick@a10 {
894 #clock-cells = <0>;
895 compatible = "ti,omap3-interface-clock";
896 clocks = <&core_l4_ick>;
897 reg = <0x0a10>;
898 ti,bit-shift = <13>;
899 };
900
901 gpt11_ick: gpt11_ick@a10 {
902 #clock-cells = <0>;
903 compatible = "ti,omap3-interface-clock";
904 clocks = <&core_l4_ick>;
905 reg = <0x0a10>;
906 ti,bit-shift = <12>;
907 };
908
909 gpt10_ick: gpt10_ick@a10 {
910 #clock-cells = <0>;
911 compatible = "ti,omap3-interface-clock";
912 clocks = <&core_l4_ick>;
913 reg = <0x0a10>;
914 ti,bit-shift = <11>;
915 };
916
917 mcbsp5_ick: mcbsp5_ick@a10 {
918 #clock-cells = <0>;
919 compatible = "ti,omap3-interface-clock";
920 clocks = <&core_l4_ick>;
921 reg = <0x0a10>;
922 ti,bit-shift = <10>;
923 };
924
925 mcbsp1_ick: mcbsp1_ick@a10 {
926 #clock-cells = <0>;
927 compatible = "ti,omap3-interface-clock";
928 clocks = <&core_l4_ick>;
929 reg = <0x0a10>;
930 ti,bit-shift = <9>;
931 };
932
933 omapctrl_ick: omapctrl_ick@a10 {
934 #clock-cells = <0>;
935 compatible = "ti,omap3-interface-clock";
936 clocks = <&core_l4_ick>;
937 reg = <0x0a10>;
938 ti,bit-shift = <6>;
939 };
940
941 dss_tv_fck: dss_tv_fck@e00 {
942 #clock-cells = <0>;
943 compatible = "ti,gate-clock";
944 clocks = <&omap_54m_fck>;
945 reg = <0x0e00>;
946 ti,bit-shift = <2>;
947 };
948
949 dss_96m_fck: dss_96m_fck@e00 {
950 #clock-cells = <0>;
951 compatible = "ti,gate-clock";
952 clocks = <&omap_96m_fck>;
953 reg = <0x0e00>;
954 ti,bit-shift = <2>;
955 };
956
957 dss2_alwon_fck: dss2_alwon_fck@e00 {
958 #clock-cells = <0>;
959 compatible = "ti,gate-clock";
960 clocks = <&sys_ck>;
961 reg = <0x0e00>;
962 ti,bit-shift = <1>;
963 };
964
965 dummy_ck: dummy_ck {
966 #clock-cells = <0>;
967 compatible = "fixed-clock";
968 clock-frequency = <0>;
969 };
970
971 gpt1_gate_fck: gpt1_gate_fck@c00 {
972 #clock-cells = <0>;
973 compatible = "ti,composite-gate-clock";
974 clocks = <&sys_ck>;
975 ti,bit-shift = <0>;
976 reg = <0x0c00>;
977 };
978
979 gpt1_mux_fck: gpt1_mux_fck@c40 {
980 #clock-cells = <0>;
981 compatible = "ti,composite-mux-clock";
982 clocks = <&omap_32k_fck>, <&sys_ck>;
983 reg = <0x0c40>;
984 };
985
986 gpt1_fck: gpt1_fck {
987 #clock-cells = <0>;
988 compatible = "ti,composite-clock";
989 clocks = <&gpt1_gate_fck>, <&gpt1_mux_fck>;
990 };
991
992 aes2_ick: aes2_ick@a10 {
993 #clock-cells = <0>;
994 compatible = "ti,omap3-interface-clock";
995 clocks = <&core_l4_ick>;
996 ti,bit-shift = <28>;
997 reg = <0x0a10>;
998 };
999
1000 wkup_32k_fck: wkup_32k_fck {
1001 #clock-cells = <0>;
1002 compatible = "fixed-factor-clock";
1003 clocks = <&omap_32k_fck>;
1004 clock-mult = <1>;
1005 clock-div = <1>;
1006 };
1007
1008 gpio1_dbck: gpio1_dbck@c00 {
1009 #clock-cells = <0>;
1010 compatible = "ti,gate-clock";
1011 clocks = <&wkup_32k_fck>;
1012 reg = <0x0c00>;
1013 ti,bit-shift = <3>;
1014 };
1015
1016 sha12_ick: sha12_ick@a10 {
1017 #clock-cells = <0>;
1018 compatible = "ti,omap3-interface-clock";
1019 clocks = <&core_l4_ick>;
1020 reg = <0x0a10>;
1021 ti,bit-shift = <27>;
1022 };
1023
1024 wdt2_fck: wdt2_fck@c00 {
1025 #clock-cells = <0>;
1026 compatible = "ti,wait-gate-clock";
1027 clocks = <&wkup_32k_fck>;
1028 reg = <0x0c00>;
1029 ti,bit-shift = <5>;
1030 };
1031
1032 wdt2_ick: wdt2_ick@c10 {
1033 #clock-cells = <0>;
1034 compatible = "ti,omap3-interface-clock";
1035 clocks = <&wkup_l4_ick>;
1036 reg = <0x0c10>;
1037 ti,bit-shift = <5>;
1038 };
1039
1040 wdt1_ick: wdt1_ick@c10 {
1041 #clock-cells = <0>;
1042 compatible = "ti,omap3-interface-clock";
1043 clocks = <&wkup_l4_ick>;
1044 reg = <0x0c10>;
1045 ti,bit-shift = <4>;
1046 };
1047
1048 gpio1_ick: gpio1_ick@c10 {
1049 #clock-cells = <0>;
1050 compatible = "ti,omap3-interface-clock";
1051 clocks = <&wkup_l4_ick>;
1052 reg = <0x0c10>;
1053 ti,bit-shift = <3>;
1054 };
1055
1056 omap_32ksync_ick: omap_32ksync_ick@c10 {
1057 #clock-cells = <0>;
1058 compatible = "ti,omap3-interface-clock";
1059 clocks = <&wkup_l4_ick>;
1060 reg = <0x0c10>;
1061 ti,bit-shift = <2>;
1062 };
1063
1064 gpt12_ick: gpt12_ick@c10 {
1065 #clock-cells = <0>;
1066 compatible = "ti,omap3-interface-clock";
1067 clocks = <&wkup_l4_ick>;
1068 reg = <0x0c10>;
1069 ti,bit-shift = <1>;
1070 };
1071
1072 gpt1_ick: gpt1_ick@c10 {
1073 #clock-cells = <0>;
1074 compatible = "ti,omap3-interface-clock";
1075 clocks = <&wkup_l4_ick>;
1076 reg = <0x0c10>;
1077 ti,bit-shift = <0>;
1078 };
1079
1080 per_96m_fck: per_96m_fck {
1081 #clock-cells = <0>;
1082 compatible = "fixed-factor-clock";
1083 clocks = <&omap_96m_alwon_fck>;
1084 clock-mult = <1>;
1085 clock-div = <1>;
1086 };
1087
1088 per_48m_fck: per_48m_fck {
1089 #clock-cells = <0>;
1090 compatible = "fixed-factor-clock";
1091 clocks = <&omap_48m_fck>;
1092 clock-mult = <1>;
1093 clock-div = <1>;
1094 };
1095
1096 uart3_fck: uart3_fck@1000 {
1097 #clock-cells = <0>;
1098 compatible = "ti,wait-gate-clock";
1099 clocks = <&per_48m_fck>;
1100 reg = <0x1000>;
1101 ti,bit-shift = <11>;
1102 };
1103
1104 gpt2_gate_fck: gpt2_gate_fck@1000 {
1105 #clock-cells = <0>;
1106 compatible = "ti,composite-gate-clock";
1107 clocks = <&sys_ck>;
1108 ti,bit-shift = <3>;
1109 reg = <0x1000>;
1110 };
1111
1112 gpt2_mux_fck: gpt2_mux_fck@1040 {
1113 #clock-cells = <0>;
1114 compatible = "ti,composite-mux-clock";
1115 clocks = <&omap_32k_fck>, <&sys_ck>;
1116 reg = <0x1040>;
1117 };
1118
1119 gpt2_fck: gpt2_fck {
1120 #clock-cells = <0>;
1121 compatible = "ti,composite-clock";
1122 clocks = <&gpt2_gate_fck>, <&gpt2_mux_fck>;
1123 };
1124
1125 gpt3_gate_fck: gpt3_gate_fck@1000 {
1126 #clock-cells = <0>;
1127 compatible = "ti,composite-gate-clock";
1128 clocks = <&sys_ck>;
1129 ti,bit-shift = <4>;
1130 reg = <0x1000>;
1131 };
1132
1133 gpt3_mux_fck: gpt3_mux_fck@1040 {
1134 #clock-cells = <0>;
1135 compatible = "ti,composite-mux-clock";
1136 clocks = <&omap_32k_fck>, <&sys_ck>;
1137 ti,bit-shift = <1>;
1138 reg = <0x1040>;
1139 };
1140
1141 gpt3_fck: gpt3_fck {
1142 #clock-cells = <0>;
1143 compatible = "ti,composite-clock";
1144 clocks = <&gpt3_gate_fck>, <&gpt3_mux_fck>;
1145 };
1146
1147 gpt4_gate_fck: gpt4_gate_fck@1000 {
1148 #clock-cells = <0>;
1149 compatible = "ti,composite-gate-clock";
1150 clocks = <&sys_ck>;
1151 ti,bit-shift = <5>;
1152 reg = <0x1000>;
1153 };
1154
1155 gpt4_mux_fck: gpt4_mux_fck@1040 {
1156 #clock-cells = <0>;
1157 compatible = "ti,composite-mux-clock";
1158 clocks = <&omap_32k_fck>, <&sys_ck>;
1159 ti,bit-shift = <2>;
1160 reg = <0x1040>;
1161 };
1162
1163 gpt4_fck: gpt4_fck {
1164 #clock-cells = <0>;
1165 compatible = "ti,composite-clock";
1166 clocks = <&gpt4_gate_fck>, <&gpt4_mux_fck>;
1167 };
1168
1169 gpt5_gate_fck: gpt5_gate_fck@1000 {
1170 #clock-cells = <0>;
1171 compatible = "ti,composite-gate-clock";
1172 clocks = <&sys_ck>;
1173 ti,bit-shift = <6>;
1174 reg = <0x1000>;
1175 };
1176
1177 gpt5_mux_fck: gpt5_mux_fck@1040 {
1178 #clock-cells = <0>;
1179 compatible = "ti,composite-mux-clock";
1180 clocks = <&omap_32k_fck>, <&sys_ck>;
1181 ti,bit-shift = <3>;
1182 reg = <0x1040>;
1183 };
1184
1185 gpt5_fck: gpt5_fck {
1186 #clock-cells = <0>;
1187 compatible = "ti,composite-clock";
1188 clocks = <&gpt5_gate_fck>, <&gpt5_mux_fck>;
1189 };
1190
1191 gpt6_gate_fck: gpt6_gate_fck@1000 {
1192 #clock-cells = <0>;
1193 compatible = "ti,composite-gate-clock";
1194 clocks = <&sys_ck>;
1195 ti,bit-shift = <7>;
1196 reg = <0x1000>;
1197 };
1198
1199 gpt6_mux_fck: gpt6_mux_fck@1040 {
1200 #clock-cells = <0>;
1201 compatible = "ti,composite-mux-clock";
1202 clocks = <&omap_32k_fck>, <&sys_ck>;
1203 ti,bit-shift = <4>;
1204 reg = <0x1040>;
1205 };
1206
1207 gpt6_fck: gpt6_fck {
1208 #clock-cells = <0>;
1209 compatible = "ti,composite-clock";
1210 clocks = <&gpt6_gate_fck>, <&gpt6_mux_fck>;
1211 };
1212
1213 gpt7_gate_fck: gpt7_gate_fck@1000 {
1214 #clock-cells = <0>;
1215 compatible = "ti,composite-gate-clock";
1216 clocks = <&sys_ck>;
1217 ti,bit-shift = <8>;
1218 reg = <0x1000>;
1219 };
1220
1221 gpt7_mux_fck: gpt7_mux_fck@1040 {
1222 #clock-cells = <0>;
1223 compatible = "ti,composite-mux-clock";
1224 clocks = <&omap_32k_fck>, <&sys_ck>;
1225 ti,bit-shift = <5>;
1226 reg = <0x1040>;
1227 };
1228
1229 gpt7_fck: gpt7_fck {
1230 #clock-cells = <0>;
1231 compatible = "ti,composite-clock";
1232 clocks = <&gpt7_gate_fck>, <&gpt7_mux_fck>;
1233 };
1234
1235 gpt8_gate_fck: gpt8_gate_fck@1000 {
1236 #clock-cells = <0>;
1237 compatible = "ti,composite-gate-clock";
1238 clocks = <&sys_ck>;
1239 ti,bit-shift = <9>;
1240 reg = <0x1000>;
1241 };
1242
1243 gpt8_mux_fck: gpt8_mux_fck@1040 {
1244 #clock-cells = <0>;
1245 compatible = "ti,composite-mux-clock";
1246 clocks = <&omap_32k_fck>, <&sys_ck>;
1247 ti,bit-shift = <6>;
1248 reg = <0x1040>;
1249 };
1250
1251 gpt8_fck: gpt8_fck {
1252 #clock-cells = <0>;
1253 compatible = "ti,composite-clock";
1254 clocks = <&gpt8_gate_fck>, <&gpt8_mux_fck>;
1255 };
1256
1257 gpt9_gate_fck: gpt9_gate_fck@1000 {
1258 #clock-cells = <0>;
1259 compatible = "ti,composite-gate-clock";
1260 clocks = <&sys_ck>;
1261 ti,bit-shift = <10>;
1262 reg = <0x1000>;
1263 };
1264
1265 gpt9_mux_fck: gpt9_mux_fck@1040 {
1266 #clock-cells = <0>;
1267 compatible = "ti,composite-mux-clock";
1268 clocks = <&omap_32k_fck>, <&sys_ck>;
1269 ti,bit-shift = <7>;
1270 reg = <0x1040>;
1271 };
1272
1273 gpt9_fck: gpt9_fck {
1274 #clock-cells = <0>;
1275 compatible = "ti,composite-clock";
1276 clocks = <&gpt9_gate_fck>, <&gpt9_mux_fck>;
1277 };
1278
1279 per_32k_alwon_fck: per_32k_alwon_fck {
1280 #clock-cells = <0>;
1281 compatible = "fixed-factor-clock";
1282 clocks = <&omap_32k_fck>;
1283 clock-mult = <1>;
1284 clock-div = <1>;
1285 };
1286
1287 gpio6_dbck: gpio6_dbck@1000 {
1288 #clock-cells = <0>;
1289 compatible = "ti,gate-clock";
1290 clocks = <&per_32k_alwon_fck>;
1291 reg = <0x1000>;
1292 ti,bit-shift = <17>;
1293 };
1294
1295 gpio5_dbck: gpio5_dbck@1000 {
1296 #clock-cells = <0>;
1297 compatible = "ti,gate-clock";
1298 clocks = <&per_32k_alwon_fck>;
1299 reg = <0x1000>;
1300 ti,bit-shift = <16>;
1301 };
1302
1303 gpio4_dbck: gpio4_dbck@1000 {
1304 #clock-cells = <0>;
1305 compatible = "ti,gate-clock";
1306 clocks = <&per_32k_alwon_fck>;
1307 reg = <0x1000>;
1308 ti,bit-shift = <15>;
1309 };
1310
1311 gpio3_dbck: gpio3_dbck@1000 {
1312 #clock-cells = <0>;
1313 compatible = "ti,gate-clock";
1314 clocks = <&per_32k_alwon_fck>;
1315 reg = <0x1000>;
1316 ti,bit-shift = <14>;
1317 };
1318
1319 gpio2_dbck: gpio2_dbck@1000 {
1320 #clock-cells = <0>;
1321 compatible = "ti,gate-clock";
1322 clocks = <&per_32k_alwon_fck>;
1323 reg = <0x1000>;
1324 ti,bit-shift = <13>;
1325 };
1326
1327 wdt3_fck: wdt3_fck@1000 {
1328 #clock-cells = <0>;
1329 compatible = "ti,wait-gate-clock";
1330 clocks = <&per_32k_alwon_fck>;
1331 reg = <0x1000>;
1332 ti,bit-shift = <12>;
1333 };
1334
1335 per_l4_ick: per_l4_ick {
1336 #clock-cells = <0>;
1337 compatible = "fixed-factor-clock";
1338 clocks = <&l4_ick>;
1339 clock-mult = <1>;
1340 clock-div = <1>;
1341 };
1342
1343 gpio6_ick: gpio6_ick@1010 {
1344 #clock-cells = <0>;
1345 compatible = "ti,omap3-interface-clock";
1346 clocks = <&per_l4_ick>;
1347 reg = <0x1010>;
1348 ti,bit-shift = <17>;
1349 };
1350
1351 gpio5_ick: gpio5_ick@1010 {
1352 #clock-cells = <0>;
1353 compatible = "ti,omap3-interface-clock";
1354 clocks = <&per_l4_ick>;
1355 reg = <0x1010>;
1356 ti,bit-shift = <16>;
1357 };
1358
1359 gpio4_ick: gpio4_ick@1010 {
1360 #clock-cells = <0>;
1361 compatible = "ti,omap3-interface-clock";
1362 clocks = <&per_l4_ick>;
1363 reg = <0x1010>;
1364 ti,bit-shift = <15>;
1365 };
1366
1367 gpio3_ick: gpio3_ick@1010 {
1368 #clock-cells = <0>;
1369 compatible = "ti,omap3-interface-clock";
1370 clocks = <&per_l4_ick>;
1371 reg = <0x1010>;
1372 ti,bit-shift = <14>;
1373 };
1374
1375 gpio2_ick: gpio2_ick@1010 {
1376 #clock-cells = <0>;
1377 compatible = "ti,omap3-interface-clock";
1378 clocks = <&per_l4_ick>;
1379 reg = <0x1010>;
1380 ti,bit-shift = <13>;
1381 };
1382
1383 wdt3_ick: wdt3_ick@1010 {
1384 #clock-cells = <0>;
1385 compatible = "ti,omap3-interface-clock";
1386 clocks = <&per_l4_ick>;
1387 reg = <0x1010>;
1388 ti,bit-shift = <12>;
1389 };
1390
1391 uart3_ick: uart3_ick@1010 {
1392 #clock-cells = <0>;
1393 compatible = "ti,omap3-interface-clock";
1394 clocks = <&per_l4_ick>;
1395 reg = <0x1010>;
1396 ti,bit-shift = <11>;
1397 };
1398
1399 uart4_ick: uart4_ick@1010 {
1400 #clock-cells = <0>;
1401 compatible = "ti,omap3-interface-clock";
1402 clocks = <&per_l4_ick>;
1403 reg = <0x1010>;
1404 ti,bit-shift = <18>;
1405 };
1406
1407 gpt9_ick: gpt9_ick@1010 {
1408 #clock-cells = <0>;
1409 compatible = "ti,omap3-interface-clock";
1410 clocks = <&per_l4_ick>;
1411 reg = <0x1010>;
1412 ti,bit-shift = <10>;
1413 };
1414
1415 gpt8_ick: gpt8_ick@1010 {
1416 #clock-cells = <0>;
1417 compatible = "ti,omap3-interface-clock";
1418 clocks = <&per_l4_ick>;
1419 reg = <0x1010>;
1420 ti,bit-shift = <9>;
1421 };
1422
1423 gpt7_ick: gpt7_ick@1010 {
1424 #clock-cells = <0>;
1425 compatible = "ti,omap3-interface-clock";
1426 clocks = <&per_l4_ick>;
1427 reg = <0x1010>;
1428 ti,bit-shift = <8>;
1429 };
1430
1431 gpt6_ick: gpt6_ick@1010 {
1432 #clock-cells = <0>;
1433 compatible = "ti,omap3-interface-clock";
1434 clocks = <&per_l4_ick>;
1435 reg = <0x1010>;
1436 ti,bit-shift = <7>;
1437 };
1438
1439 gpt5_ick: gpt5_ick@1010 {
1440 #clock-cells = <0>;
1441 compatible = "ti,omap3-interface-clock";
1442 clocks = <&per_l4_ick>;
1443 reg = <0x1010>;
1444 ti,bit-shift = <6>;
1445 };
1446
1447 gpt4_ick: gpt4_ick@1010 {
1448 #clock-cells = <0>;
1449 compatible = "ti,omap3-interface-clock";
1450 clocks = <&per_l4_ick>;
1451 reg = <0x1010>;
1452 ti,bit-shift = <5>;
1453 };
1454
1455 gpt3_ick: gpt3_ick@1010 {
1456 #clock-cells = <0>;
1457 compatible = "ti,omap3-interface-clock";
1458 clocks = <&per_l4_ick>;
1459 reg = <0x1010>;
1460 ti,bit-shift = <4>;
1461 };
1462
1463 gpt2_ick: gpt2_ick@1010 {
1464 #clock-cells = <0>;
1465 compatible = "ti,omap3-interface-clock";
1466 clocks = <&per_l4_ick>;
1467 reg = <0x1010>;
1468 ti,bit-shift = <3>;
1469 };
1470
1471 mcbsp2_ick: mcbsp2_ick@1010 {
1472 #clock-cells = <0>;
1473 compatible = "ti,omap3-interface-clock";
1474 clocks = <&per_l4_ick>;
1475 reg = <0x1010>;
1476 ti,bit-shift = <0>;
1477 };
1478
1479 mcbsp3_ick: mcbsp3_ick@1010 {
1480 #clock-cells = <0>;
1481 compatible = "ti,omap3-interface-clock";
1482 clocks = <&per_l4_ick>;
1483 reg = <0x1010>;
1484 ti,bit-shift = <1>;
1485 };
1486
1487 mcbsp4_ick: mcbsp4_ick@1010 {
1488 #clock-cells = <0>;
1489 compatible = "ti,omap3-interface-clock";
1490 clocks = <&per_l4_ick>;
1491 reg = <0x1010>;
1492 ti,bit-shift = <2>;
1493 };
1494
1495 mcbsp2_gate_fck: mcbsp2_gate_fck@1000 {
1496 #clock-cells = <0>;
1497 compatible = "ti,composite-gate-clock";
1498 clocks = <&mcbsp_clks>;
1499 ti,bit-shift = <0>;
1500 reg = <0x1000>;
1501 };
1502
1503 mcbsp3_gate_fck: mcbsp3_gate_fck@1000 {
1504 #clock-cells = <0>;
1505 compatible = "ti,composite-gate-clock";
1506 clocks = <&mcbsp_clks>;
1507 ti,bit-shift = <1>;
1508 reg = <0x1000>;
1509 };
1510
1511 mcbsp4_gate_fck: mcbsp4_gate_fck@1000 {
1512 #clock-cells = <0>;
1513 compatible = "ti,composite-gate-clock";
1514 clocks = <&mcbsp_clks>;
1515 ti,bit-shift = <2>;
1516 reg = <0x1000>;
1517 };
1518
1519 emu_src_mux_ck: emu_src_mux_ck@1140 {
1520 #clock-cells = <0>;
1521 compatible = "ti,mux-clock";
1522 clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
1523 reg = <0x1140>;
1524 };
1525
1526 emu_src_ck: emu_src_ck {
1527 #clock-cells = <0>;
1528 compatible = "ti,clkdm-gate-clock";
1529 clocks = <&emu_src_mux_ck>;
1530 };
1531
1532 pclk_fck: pclk_fck@1140 {
1533 #clock-cells = <0>;
1534 compatible = "ti,divider-clock";
1535 clocks = <&emu_src_ck>;
1536 ti,bit-shift = <8>;
1537 ti,max-div = <7>;
1538 reg = <0x1140>;
1539 ti,index-starts-at-one;
1540 };
1541
1542 pclkx2_fck: pclkx2_fck@1140 {
1543 #clock-cells = <0>;
1544 compatible = "ti,divider-clock";
1545 clocks = <&emu_src_ck>;
1546 ti,bit-shift = <6>;
1547 ti,max-div = <3>;
1548 reg = <0x1140>;
1549 ti,index-starts-at-one;
1550 };
1551
1552 atclk_fck: atclk_fck@1140 {
1553 #clock-cells = <0>;
1554 compatible = "ti,divider-clock";
1555 clocks = <&emu_src_ck>;
1556 ti,bit-shift = <4>;
1557 ti,max-div = <3>;
1558 reg = <0x1140>;
1559 ti,index-starts-at-one;
1560 };
1561
1562 traceclk_src_fck: traceclk_src_fck@1140 {
1563 #clock-cells = <0>;
1564 compatible = "ti,mux-clock";
1565 clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
1566 ti,bit-shift = <2>;
1567 reg = <0x1140>;
1568 };
1569
1570 traceclk_fck: traceclk_fck@1140 {
1571 #clock-cells = <0>;
1572 compatible = "ti,divider-clock";
1573 clocks = <&traceclk_src_fck>;
1574 ti,bit-shift = <11>;
1575 ti,max-div = <7>;
1576 reg = <0x1140>;
1577 ti,index-starts-at-one;
1578 };
1579
1580 secure_32k_fck: secure_32k_fck {
1581 #clock-cells = <0>;
1582 compatible = "fixed-clock";
1583 clock-frequency = <32768>;
1584 };
1585
1586 gpt12_fck: gpt12_fck {
1587 #clock-cells = <0>;
1588 compatible = "fixed-factor-clock";
1589 clocks = <&secure_32k_fck>;
1590 clock-mult = <1>;
1591 clock-div = <1>;
1592 };
1593
1594 wdt1_fck: wdt1_fck {
1595 #clock-cells = <0>;
1596 compatible = "fixed-factor-clock";
1597 clocks = <&secure_32k_fck>;
1598 clock-mult = <1>;
1599 clock-div = <1>;
1600 };
1601};
1602
1603&cm_clockdomains {
1604 core_l3_clkdm: core_l3_clkdm {
1605 compatible = "ti,clockdomain";
1606 clocks = <&sdrc_ick>;
1607 };
1608
1609 dpll3_clkdm: dpll3_clkdm {
1610 compatible = "ti,clockdomain";
1611 clocks = <&dpll3_ck>;
1612 };
1613
1614 dpll1_clkdm: dpll1_clkdm {
1615 compatible = "ti,clockdomain";
1616 clocks = <&dpll1_ck>;
1617 };
1618
1619 per_clkdm: per_clkdm {
1620 compatible = "ti,clockdomain";
1621 clocks = <&uart3_fck>, <&gpio6_dbck>, <&gpio5_dbck>,
1622 <&gpio4_dbck>, <&gpio3_dbck>, <&gpio2_dbck>,
1623 <&wdt3_fck>, <&gpio6_ick>, <&gpio5_ick>, <&gpio4_ick>,
1624 <&gpio3_ick>, <&gpio2_ick>, <&wdt3_ick>, <&uart3_ick>,
1625 <&uart4_ick>, <&gpt9_ick>, <&gpt8_ick>, <&gpt7_ick>,
1626 <&gpt6_ick>, <&gpt5_ick>, <&gpt4_ick>, <&gpt3_ick>,
1627 <&gpt2_ick>, <&mcbsp2_ick>, <&mcbsp3_ick>,
1628 <&mcbsp4_ick>;
1629 };
1630
1631 emu_clkdm: emu_clkdm {
1632 compatible = "ti,clockdomain";
1633 clocks = <&emu_src_ck>;
1634 };
1635
1636 dpll4_clkdm: dpll4_clkdm {
1637 compatible = "ti,clockdomain";
1638 clocks = <&dpll4_ck>;
1639 };
1640
1641 wkup_clkdm: wkup_clkdm {
1642 compatible = "ti,clockdomain";
1643 clocks = <&gpio1_dbck>, <&wdt2_fck>, <&wdt2_ick>, <&wdt1_ick>,
1644 <&gpio1_ick>, <&omap_32ksync_ick>, <&gpt12_ick>,
1645 <&gpt1_ick>;
1646 };
1647
1648 dss_clkdm: dss_clkdm {
1649 compatible = "ti,clockdomain";
1650 clocks = <&dss_tv_fck>, <&dss_96m_fck>, <&dss2_alwon_fck>;
1651 };
1652
1653 core_l4_clkdm: core_l4_clkdm {
1654 compatible = "ti,clockdomain";
1655 clocks = <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
1656 <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
1657 <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
1658 <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
1659 <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
1660 <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
1661 <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
1662 <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
1663 <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>;
1664 };
1665};
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Device Tree Source for OMAP3 clock data
4 *
5 * Copyright (C) 2013 Texas Instruments, Inc.
6 */
7&prm_clocks {
8 virt_16_8m_ck: virt_16_8m_ck {
9 #clock-cells = <0>;
10 compatible = "fixed-clock";
11 clock-frequency = <16800000>;
12 };
13
14 osc_sys_ck: osc_sys_ck@d40 {
15 #clock-cells = <0>;
16 compatible = "ti,mux-clock";
17 clocks = <&virt_12m_ck>, <&virt_13m_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_38_4m_ck>, <&virt_16_8m_ck>;
18 reg = <0x0d40>;
19 };
20
21 sys_ck: sys_ck@1270 {
22 #clock-cells = <0>;
23 compatible = "ti,divider-clock";
24 clocks = <&osc_sys_ck>;
25 ti,bit-shift = <6>;
26 ti,max-div = <3>;
27 reg = <0x1270>;
28 ti,index-starts-at-one;
29 };
30
31 sys_clkout1: sys_clkout1@d70 {
32 #clock-cells = <0>;
33 compatible = "ti,gate-clock";
34 clocks = <&osc_sys_ck>;
35 reg = <0x0d70>;
36 ti,bit-shift = <7>;
37 };
38
39 dpll3_x2_ck: dpll3_x2_ck {
40 #clock-cells = <0>;
41 compatible = "fixed-factor-clock";
42 clocks = <&dpll3_ck>;
43 clock-mult = <2>;
44 clock-div = <1>;
45 };
46
47 dpll3_m2x2_ck: dpll3_m2x2_ck {
48 #clock-cells = <0>;
49 compatible = "fixed-factor-clock";
50 clocks = <&dpll3_m2_ck>;
51 clock-mult = <2>;
52 clock-div = <1>;
53 };
54
55 dpll4_x2_ck: dpll4_x2_ck {
56 #clock-cells = <0>;
57 compatible = "fixed-factor-clock";
58 clocks = <&dpll4_ck>;
59 clock-mult = <2>;
60 clock-div = <1>;
61 };
62
63 corex2_fck: corex2_fck {
64 #clock-cells = <0>;
65 compatible = "fixed-factor-clock";
66 clocks = <&dpll3_m2x2_ck>;
67 clock-mult = <1>;
68 clock-div = <1>;
69 };
70
71 wkup_l4_ick: wkup_l4_ick {
72 #clock-cells = <0>;
73 compatible = "fixed-factor-clock";
74 clocks = <&sys_ck>;
75 clock-mult = <1>;
76 clock-div = <1>;
77 };
78};
79
80&scm_clocks {
81 mcbsp5_mux_fck: mcbsp5_mux_fck@68 {
82 #clock-cells = <0>;
83 compatible = "ti,composite-mux-clock";
84 clocks = <&core_96m_fck>, <&mcbsp_clks>;
85 ti,bit-shift = <4>;
86 reg = <0x68>;
87 };
88
89 mcbsp5_fck: mcbsp5_fck {
90 #clock-cells = <0>;
91 compatible = "ti,composite-clock";
92 clocks = <&mcbsp5_gate_fck>, <&mcbsp5_mux_fck>;
93 };
94
95 mcbsp1_mux_fck: mcbsp1_mux_fck@4 {
96 #clock-cells = <0>;
97 compatible = "ti,composite-mux-clock";
98 clocks = <&core_96m_fck>, <&mcbsp_clks>;
99 ti,bit-shift = <2>;
100 reg = <0x04>;
101 };
102
103 mcbsp1_fck: mcbsp1_fck {
104 #clock-cells = <0>;
105 compatible = "ti,composite-clock";
106 clocks = <&mcbsp1_gate_fck>, <&mcbsp1_mux_fck>;
107 };
108
109 mcbsp2_mux_fck: mcbsp2_mux_fck@4 {
110 #clock-cells = <0>;
111 compatible = "ti,composite-mux-clock";
112 clocks = <&per_96m_fck>, <&mcbsp_clks>;
113 ti,bit-shift = <6>;
114 reg = <0x04>;
115 };
116
117 mcbsp2_fck: mcbsp2_fck {
118 #clock-cells = <0>;
119 compatible = "ti,composite-clock";
120 clocks = <&mcbsp2_gate_fck>, <&mcbsp2_mux_fck>;
121 };
122
123 mcbsp3_mux_fck: mcbsp3_mux_fck@68 {
124 #clock-cells = <0>;
125 compatible = "ti,composite-mux-clock";
126 clocks = <&per_96m_fck>, <&mcbsp_clks>;
127 reg = <0x68>;
128 };
129
130 mcbsp3_fck: mcbsp3_fck {
131 #clock-cells = <0>;
132 compatible = "ti,composite-clock";
133 clocks = <&mcbsp3_gate_fck>, <&mcbsp3_mux_fck>;
134 };
135
136 mcbsp4_mux_fck: mcbsp4_mux_fck@68 {
137 #clock-cells = <0>;
138 compatible = "ti,composite-mux-clock";
139 clocks = <&per_96m_fck>, <&mcbsp_clks>;
140 ti,bit-shift = <2>;
141 reg = <0x68>;
142 };
143
144 mcbsp4_fck: mcbsp4_fck {
145 #clock-cells = <0>;
146 compatible = "ti,composite-clock";
147 clocks = <&mcbsp4_gate_fck>, <&mcbsp4_mux_fck>;
148 };
149};
150&cm_clocks {
151 dummy_apb_pclk: dummy_apb_pclk {
152 #clock-cells = <0>;
153 compatible = "fixed-clock";
154 clock-frequency = <0x0>;
155 };
156
157 omap_32k_fck: omap_32k_fck {
158 #clock-cells = <0>;
159 compatible = "fixed-clock";
160 clock-frequency = <32768>;
161 };
162
163 virt_12m_ck: virt_12m_ck {
164 #clock-cells = <0>;
165 compatible = "fixed-clock";
166 clock-frequency = <12000000>;
167 };
168
169 virt_13m_ck: virt_13m_ck {
170 #clock-cells = <0>;
171 compatible = "fixed-clock";
172 clock-frequency = <13000000>;
173 };
174
175 virt_19200000_ck: virt_19200000_ck {
176 #clock-cells = <0>;
177 compatible = "fixed-clock";
178 clock-frequency = <19200000>;
179 };
180
181 virt_26000000_ck: virt_26000000_ck {
182 #clock-cells = <0>;
183 compatible = "fixed-clock";
184 clock-frequency = <26000000>;
185 };
186
187 virt_38_4m_ck: virt_38_4m_ck {
188 #clock-cells = <0>;
189 compatible = "fixed-clock";
190 clock-frequency = <38400000>;
191 };
192
193 dpll4_ck: dpll4_ck@d00 {
194 #clock-cells = <0>;
195 compatible = "ti,omap3-dpll-per-clock";
196 clocks = <&sys_ck>, <&sys_ck>;
197 reg = <0x0d00>, <0x0d20>, <0x0d44>, <0x0d30>;
198 };
199
200 dpll4_m2_ck: dpll4_m2_ck@d48 {
201 #clock-cells = <0>;
202 compatible = "ti,divider-clock";
203 clocks = <&dpll4_ck>;
204 ti,max-div = <63>;
205 reg = <0x0d48>;
206 ti,index-starts-at-one;
207 };
208
209 dpll4_m2x2_mul_ck: dpll4_m2x2_mul_ck {
210 #clock-cells = <0>;
211 compatible = "fixed-factor-clock";
212 clocks = <&dpll4_m2_ck>;
213 clock-mult = <2>;
214 clock-div = <1>;
215 };
216
217 dpll4_m2x2_ck: dpll4_m2x2_ck@d00 {
218 #clock-cells = <0>;
219 compatible = "ti,gate-clock";
220 clocks = <&dpll4_m2x2_mul_ck>;
221 ti,bit-shift = <0x1b>;
222 reg = <0x0d00>;
223 ti,set-bit-to-disable;
224 };
225
226 omap_96m_alwon_fck: omap_96m_alwon_fck {
227 #clock-cells = <0>;
228 compatible = "fixed-factor-clock";
229 clocks = <&dpll4_m2x2_ck>;
230 clock-mult = <1>;
231 clock-div = <1>;
232 };
233
234 dpll3_ck: dpll3_ck@d00 {
235 #clock-cells = <0>;
236 compatible = "ti,omap3-dpll-core-clock";
237 clocks = <&sys_ck>, <&sys_ck>;
238 reg = <0x0d00>, <0x0d20>, <0x0d40>, <0x0d30>;
239 };
240
241 dpll3_m3_ck: dpll3_m3_ck@1140 {
242 #clock-cells = <0>;
243 compatible = "ti,divider-clock";
244 clocks = <&dpll3_ck>;
245 ti,bit-shift = <16>;
246 ti,max-div = <31>;
247 reg = <0x1140>;
248 ti,index-starts-at-one;
249 };
250
251 dpll3_m3x2_mul_ck: dpll3_m3x2_mul_ck {
252 #clock-cells = <0>;
253 compatible = "fixed-factor-clock";
254 clocks = <&dpll3_m3_ck>;
255 clock-mult = <2>;
256 clock-div = <1>;
257 };
258
259 dpll3_m3x2_ck: dpll3_m3x2_ck@d00 {
260 #clock-cells = <0>;
261 compatible = "ti,gate-clock";
262 clocks = <&dpll3_m3x2_mul_ck>;
263 ti,bit-shift = <0xc>;
264 reg = <0x0d00>;
265 ti,set-bit-to-disable;
266 };
267
268 emu_core_alwon_ck: emu_core_alwon_ck {
269 #clock-cells = <0>;
270 compatible = "fixed-factor-clock";
271 clocks = <&dpll3_m3x2_ck>;
272 clock-mult = <1>;
273 clock-div = <1>;
274 };
275
276 sys_altclk: sys_altclk {
277 #clock-cells = <0>;
278 compatible = "fixed-clock";
279 clock-frequency = <0x0>;
280 };
281
282 mcbsp_clks: mcbsp_clks {
283 #clock-cells = <0>;
284 compatible = "fixed-clock";
285 clock-frequency = <0x0>;
286 };
287
288 dpll3_m2_ck: dpll3_m2_ck@d40 {
289 #clock-cells = <0>;
290 compatible = "ti,divider-clock";
291 clocks = <&dpll3_ck>;
292 ti,bit-shift = <27>;
293 ti,max-div = <31>;
294 reg = <0x0d40>;
295 ti,index-starts-at-one;
296 };
297
298 core_ck: core_ck {
299 #clock-cells = <0>;
300 compatible = "fixed-factor-clock";
301 clocks = <&dpll3_m2_ck>;
302 clock-mult = <1>;
303 clock-div = <1>;
304 };
305
306 dpll1_fck: dpll1_fck@940 {
307 #clock-cells = <0>;
308 compatible = "ti,divider-clock";
309 clocks = <&core_ck>;
310 ti,bit-shift = <19>;
311 ti,max-div = <7>;
312 reg = <0x0940>;
313 ti,index-starts-at-one;
314 };
315
316 dpll1_ck: dpll1_ck@904 {
317 #clock-cells = <0>;
318 compatible = "ti,omap3-dpll-clock";
319 clocks = <&sys_ck>, <&dpll1_fck>;
320 reg = <0x0904>, <0x0924>, <0x0940>, <0x0934>;
321 };
322
323 dpll1_x2_ck: dpll1_x2_ck {
324 #clock-cells = <0>;
325 compatible = "fixed-factor-clock";
326 clocks = <&dpll1_ck>;
327 clock-mult = <2>;
328 clock-div = <1>;
329 };
330
331 dpll1_x2m2_ck: dpll1_x2m2_ck@944 {
332 #clock-cells = <0>;
333 compatible = "ti,divider-clock";
334 clocks = <&dpll1_x2_ck>;
335 ti,max-div = <31>;
336 reg = <0x0944>;
337 ti,index-starts-at-one;
338 };
339
340 cm_96m_fck: cm_96m_fck {
341 #clock-cells = <0>;
342 compatible = "fixed-factor-clock";
343 clocks = <&omap_96m_alwon_fck>;
344 clock-mult = <1>;
345 clock-div = <1>;
346 };
347
348 omap_96m_fck: omap_96m_fck@d40 {
349 #clock-cells = <0>;
350 compatible = "ti,mux-clock";
351 clocks = <&cm_96m_fck>, <&sys_ck>;
352 ti,bit-shift = <6>;
353 reg = <0x0d40>;
354 };
355
356 dpll4_m3_ck: dpll4_m3_ck@e40 {
357 #clock-cells = <0>;
358 compatible = "ti,divider-clock";
359 clocks = <&dpll4_ck>;
360 ti,bit-shift = <8>;
361 ti,max-div = <32>;
362 reg = <0x0e40>;
363 ti,index-starts-at-one;
364 };
365
366 dpll4_m3x2_mul_ck: dpll4_m3x2_mul_ck {
367 #clock-cells = <0>;
368 compatible = "fixed-factor-clock";
369 clocks = <&dpll4_m3_ck>;
370 clock-mult = <2>;
371 clock-div = <1>;
372 };
373
374 dpll4_m3x2_ck: dpll4_m3x2_ck@d00 {
375 #clock-cells = <0>;
376 compatible = "ti,gate-clock";
377 clocks = <&dpll4_m3x2_mul_ck>;
378 ti,bit-shift = <0x1c>;
379 reg = <0x0d00>;
380 ti,set-bit-to-disable;
381 };
382
383 omap_54m_fck: omap_54m_fck@d40 {
384 #clock-cells = <0>;
385 compatible = "ti,mux-clock";
386 clocks = <&dpll4_m3x2_ck>, <&sys_altclk>;
387 ti,bit-shift = <5>;
388 reg = <0x0d40>;
389 };
390
391 cm_96m_d2_fck: cm_96m_d2_fck {
392 #clock-cells = <0>;
393 compatible = "fixed-factor-clock";
394 clocks = <&cm_96m_fck>;
395 clock-mult = <1>;
396 clock-div = <2>;
397 };
398
399 omap_48m_fck: omap_48m_fck@d40 {
400 #clock-cells = <0>;
401 compatible = "ti,mux-clock";
402 clocks = <&cm_96m_d2_fck>, <&sys_altclk>;
403 ti,bit-shift = <3>;
404 reg = <0x0d40>;
405 };
406
407 omap_12m_fck: omap_12m_fck {
408 #clock-cells = <0>;
409 compatible = "fixed-factor-clock";
410 clocks = <&omap_48m_fck>;
411 clock-mult = <1>;
412 clock-div = <4>;
413 };
414
415 dpll4_m4_ck: dpll4_m4_ck@e40 {
416 #clock-cells = <0>;
417 compatible = "ti,divider-clock";
418 clocks = <&dpll4_ck>;
419 ti,max-div = <16>;
420 reg = <0x0e40>;
421 ti,index-starts-at-one;
422 };
423
424 dpll4_m4x2_mul_ck: dpll4_m4x2_mul_ck {
425 #clock-cells = <0>;
426 compatible = "ti,fixed-factor-clock";
427 clocks = <&dpll4_m4_ck>;
428 ti,clock-mult = <2>;
429 ti,clock-div = <1>;
430 ti,set-rate-parent;
431 };
432
433 dpll4_m4x2_ck: dpll4_m4x2_ck@d00 {
434 #clock-cells = <0>;
435 compatible = "ti,gate-clock";
436 clocks = <&dpll4_m4x2_mul_ck>;
437 ti,bit-shift = <0x1d>;
438 reg = <0x0d00>;
439 ti,set-bit-to-disable;
440 ti,set-rate-parent;
441 };
442
443 dpll4_m5_ck: dpll4_m5_ck@f40 {
444 #clock-cells = <0>;
445 compatible = "ti,divider-clock";
446 clocks = <&dpll4_ck>;
447 ti,max-div = <63>;
448 reg = <0x0f40>;
449 ti,index-starts-at-one;
450 };
451
452 dpll4_m5x2_mul_ck: dpll4_m5x2_mul_ck {
453 #clock-cells = <0>;
454 compatible = "ti,fixed-factor-clock";
455 clocks = <&dpll4_m5_ck>;
456 ti,clock-mult = <2>;
457 ti,clock-div = <1>;
458 ti,set-rate-parent;
459 };
460
461 dpll4_m5x2_ck: dpll4_m5x2_ck@d00 {
462 #clock-cells = <0>;
463 compatible = "ti,gate-clock";
464 clocks = <&dpll4_m5x2_mul_ck>;
465 ti,bit-shift = <0x1e>;
466 reg = <0x0d00>;
467 ti,set-bit-to-disable;
468 ti,set-rate-parent;
469 };
470
471 dpll4_m6_ck: dpll4_m6_ck@1140 {
472 #clock-cells = <0>;
473 compatible = "ti,divider-clock";
474 clocks = <&dpll4_ck>;
475 ti,bit-shift = <24>;
476 ti,max-div = <63>;
477 reg = <0x1140>;
478 ti,index-starts-at-one;
479 };
480
481 dpll4_m6x2_mul_ck: dpll4_m6x2_mul_ck {
482 #clock-cells = <0>;
483 compatible = "fixed-factor-clock";
484 clocks = <&dpll4_m6_ck>;
485 clock-mult = <2>;
486 clock-div = <1>;
487 };
488
489 dpll4_m6x2_ck: dpll4_m6x2_ck@d00 {
490 #clock-cells = <0>;
491 compatible = "ti,gate-clock";
492 clocks = <&dpll4_m6x2_mul_ck>;
493 ti,bit-shift = <0x1f>;
494 reg = <0x0d00>;
495 ti,set-bit-to-disable;
496 };
497
498 emu_per_alwon_ck: emu_per_alwon_ck {
499 #clock-cells = <0>;
500 compatible = "fixed-factor-clock";
501 clocks = <&dpll4_m6x2_ck>;
502 clock-mult = <1>;
503 clock-div = <1>;
504 };
505
506 clkout2_src_gate_ck: clkout2_src_gate_ck@d70 {
507 #clock-cells = <0>;
508 compatible = "ti,composite-no-wait-gate-clock";
509 clocks = <&core_ck>;
510 ti,bit-shift = <7>;
511 reg = <0x0d70>;
512 };
513
514 clkout2_src_mux_ck: clkout2_src_mux_ck@d70 {
515 #clock-cells = <0>;
516 compatible = "ti,composite-mux-clock";
517 clocks = <&core_ck>, <&sys_ck>, <&cm_96m_fck>, <&omap_54m_fck>;
518 reg = <0x0d70>;
519 };
520
521 clkout2_src_ck: clkout2_src_ck {
522 #clock-cells = <0>;
523 compatible = "ti,composite-clock";
524 clocks = <&clkout2_src_gate_ck>, <&clkout2_src_mux_ck>;
525 };
526
527 sys_clkout2: sys_clkout2@d70 {
528 #clock-cells = <0>;
529 compatible = "ti,divider-clock";
530 clocks = <&clkout2_src_ck>;
531 ti,bit-shift = <3>;
532 ti,max-div = <64>;
533 reg = <0x0d70>;
534 ti,index-power-of-two;
535 };
536
537 mpu_ck: mpu_ck {
538 #clock-cells = <0>;
539 compatible = "fixed-factor-clock";
540 clocks = <&dpll1_x2m2_ck>;
541 clock-mult = <1>;
542 clock-div = <1>;
543 };
544
545 arm_fck: arm_fck@924 {
546 #clock-cells = <0>;
547 compatible = "ti,divider-clock";
548 clocks = <&mpu_ck>;
549 reg = <0x0924>;
550 ti,max-div = <2>;
551 };
552
553 emu_mpu_alwon_ck: emu_mpu_alwon_ck {
554 #clock-cells = <0>;
555 compatible = "fixed-factor-clock";
556 clocks = <&mpu_ck>;
557 clock-mult = <1>;
558 clock-div = <1>;
559 };
560
561 l3_ick: l3_ick@a40 {
562 #clock-cells = <0>;
563 compatible = "ti,divider-clock";
564 clocks = <&core_ck>;
565 ti,max-div = <3>;
566 reg = <0x0a40>;
567 ti,index-starts-at-one;
568 };
569
570 l4_ick: l4_ick@a40 {
571 #clock-cells = <0>;
572 compatible = "ti,divider-clock";
573 clocks = <&l3_ick>;
574 ti,bit-shift = <2>;
575 ti,max-div = <3>;
576 reg = <0x0a40>;
577 ti,index-starts-at-one;
578 };
579
580 rm_ick: rm_ick@c40 {
581 #clock-cells = <0>;
582 compatible = "ti,divider-clock";
583 clocks = <&l4_ick>;
584 ti,bit-shift = <1>;
585 ti,max-div = <3>;
586 reg = <0x0c40>;
587 ti,index-starts-at-one;
588 };
589
590 gpt10_gate_fck: gpt10_gate_fck@a00 {
591 #clock-cells = <0>;
592 compatible = "ti,composite-gate-clock";
593 clocks = <&sys_ck>;
594 ti,bit-shift = <11>;
595 reg = <0x0a00>;
596 };
597
598 gpt10_mux_fck: gpt10_mux_fck@a40 {
599 #clock-cells = <0>;
600 compatible = "ti,composite-mux-clock";
601 clocks = <&omap_32k_fck>, <&sys_ck>;
602 ti,bit-shift = <6>;
603 reg = <0x0a40>;
604 };
605
606 gpt10_fck: gpt10_fck {
607 #clock-cells = <0>;
608 compatible = "ti,composite-clock";
609 clocks = <&gpt10_gate_fck>, <&gpt10_mux_fck>;
610 };
611
612 gpt11_gate_fck: gpt11_gate_fck@a00 {
613 #clock-cells = <0>;
614 compatible = "ti,composite-gate-clock";
615 clocks = <&sys_ck>;
616 ti,bit-shift = <12>;
617 reg = <0x0a00>;
618 };
619
620 gpt11_mux_fck: gpt11_mux_fck@a40 {
621 #clock-cells = <0>;
622 compatible = "ti,composite-mux-clock";
623 clocks = <&omap_32k_fck>, <&sys_ck>;
624 ti,bit-shift = <7>;
625 reg = <0x0a40>;
626 };
627
628 gpt11_fck: gpt11_fck {
629 #clock-cells = <0>;
630 compatible = "ti,composite-clock";
631 clocks = <&gpt11_gate_fck>, <&gpt11_mux_fck>;
632 };
633
634 core_96m_fck: core_96m_fck {
635 #clock-cells = <0>;
636 compatible = "fixed-factor-clock";
637 clocks = <&omap_96m_fck>;
638 clock-mult = <1>;
639 clock-div = <1>;
640 };
641
642 mmchs2_fck: mmchs2_fck@a00 {
643 #clock-cells = <0>;
644 compatible = "ti,wait-gate-clock";
645 clocks = <&core_96m_fck>;
646 reg = <0x0a00>;
647 ti,bit-shift = <25>;
648 };
649
650 mmchs1_fck: mmchs1_fck@a00 {
651 #clock-cells = <0>;
652 compatible = "ti,wait-gate-clock";
653 clocks = <&core_96m_fck>;
654 reg = <0x0a00>;
655 ti,bit-shift = <24>;
656 };
657
658 i2c3_fck: i2c3_fck@a00 {
659 #clock-cells = <0>;
660 compatible = "ti,wait-gate-clock";
661 clocks = <&core_96m_fck>;
662 reg = <0x0a00>;
663 ti,bit-shift = <17>;
664 };
665
666 i2c2_fck: i2c2_fck@a00 {
667 #clock-cells = <0>;
668 compatible = "ti,wait-gate-clock";
669 clocks = <&core_96m_fck>;
670 reg = <0x0a00>;
671 ti,bit-shift = <16>;
672 };
673
674 i2c1_fck: i2c1_fck@a00 {
675 #clock-cells = <0>;
676 compatible = "ti,wait-gate-clock";
677 clocks = <&core_96m_fck>;
678 reg = <0x0a00>;
679 ti,bit-shift = <15>;
680 };
681
682 mcbsp5_gate_fck: mcbsp5_gate_fck@a00 {
683 #clock-cells = <0>;
684 compatible = "ti,composite-gate-clock";
685 clocks = <&mcbsp_clks>;
686 ti,bit-shift = <10>;
687 reg = <0x0a00>;
688 };
689
690 mcbsp1_gate_fck: mcbsp1_gate_fck@a00 {
691 #clock-cells = <0>;
692 compatible = "ti,composite-gate-clock";
693 clocks = <&mcbsp_clks>;
694 ti,bit-shift = <9>;
695 reg = <0x0a00>;
696 };
697
698 core_48m_fck: core_48m_fck {
699 #clock-cells = <0>;
700 compatible = "fixed-factor-clock";
701 clocks = <&omap_48m_fck>;
702 clock-mult = <1>;
703 clock-div = <1>;
704 };
705
706 mcspi4_fck: mcspi4_fck@a00 {
707 #clock-cells = <0>;
708 compatible = "ti,wait-gate-clock";
709 clocks = <&core_48m_fck>;
710 reg = <0x0a00>;
711 ti,bit-shift = <21>;
712 };
713
714 mcspi3_fck: mcspi3_fck@a00 {
715 #clock-cells = <0>;
716 compatible = "ti,wait-gate-clock";
717 clocks = <&core_48m_fck>;
718 reg = <0x0a00>;
719 ti,bit-shift = <20>;
720 };
721
722 mcspi2_fck: mcspi2_fck@a00 {
723 #clock-cells = <0>;
724 compatible = "ti,wait-gate-clock";
725 clocks = <&core_48m_fck>;
726 reg = <0x0a00>;
727 ti,bit-shift = <19>;
728 };
729
730 mcspi1_fck: mcspi1_fck@a00 {
731 #clock-cells = <0>;
732 compatible = "ti,wait-gate-clock";
733 clocks = <&core_48m_fck>;
734 reg = <0x0a00>;
735 ti,bit-shift = <18>;
736 };
737
738 uart2_fck: uart2_fck@a00 {
739 #clock-cells = <0>;
740 compatible = "ti,wait-gate-clock";
741 clocks = <&core_48m_fck>;
742 reg = <0x0a00>;
743 ti,bit-shift = <14>;
744 };
745
746 uart1_fck: uart1_fck@a00 {
747 #clock-cells = <0>;
748 compatible = "ti,wait-gate-clock";
749 clocks = <&core_48m_fck>;
750 reg = <0x0a00>;
751 ti,bit-shift = <13>;
752 };
753
754 core_12m_fck: core_12m_fck {
755 #clock-cells = <0>;
756 compatible = "fixed-factor-clock";
757 clocks = <&omap_12m_fck>;
758 clock-mult = <1>;
759 clock-div = <1>;
760 };
761
762 hdq_fck: hdq_fck@a00 {
763 #clock-cells = <0>;
764 compatible = "ti,wait-gate-clock";
765 clocks = <&core_12m_fck>;
766 reg = <0x0a00>;
767 ti,bit-shift = <22>;
768 };
769
770 core_l3_ick: core_l3_ick {
771 #clock-cells = <0>;
772 compatible = "fixed-factor-clock";
773 clocks = <&l3_ick>;
774 clock-mult = <1>;
775 clock-div = <1>;
776 };
777
778 sdrc_ick: sdrc_ick@a10 {
779 #clock-cells = <0>;
780 compatible = "ti,wait-gate-clock";
781 clocks = <&core_l3_ick>;
782 reg = <0x0a10>;
783 ti,bit-shift = <1>;
784 };
785
786 gpmc_fck: gpmc_fck {
787 #clock-cells = <0>;
788 compatible = "fixed-factor-clock";
789 clocks = <&core_l3_ick>;
790 clock-mult = <1>;
791 clock-div = <1>;
792 };
793
794 core_l4_ick: core_l4_ick {
795 #clock-cells = <0>;
796 compatible = "fixed-factor-clock";
797 clocks = <&l4_ick>;
798 clock-mult = <1>;
799 clock-div = <1>;
800 };
801
802 mmchs2_ick: mmchs2_ick@a10 {
803 #clock-cells = <0>;
804 compatible = "ti,omap3-interface-clock";
805 clocks = <&core_l4_ick>;
806 reg = <0x0a10>;
807 ti,bit-shift = <25>;
808 };
809
810 mmchs1_ick: mmchs1_ick@a10 {
811 #clock-cells = <0>;
812 compatible = "ti,omap3-interface-clock";
813 clocks = <&core_l4_ick>;
814 reg = <0x0a10>;
815 ti,bit-shift = <24>;
816 };
817
818 hdq_ick: hdq_ick@a10 {
819 #clock-cells = <0>;
820 compatible = "ti,omap3-interface-clock";
821 clocks = <&core_l4_ick>;
822 reg = <0x0a10>;
823 ti,bit-shift = <22>;
824 };
825
826 mcspi4_ick: mcspi4_ick@a10 {
827 #clock-cells = <0>;
828 compatible = "ti,omap3-interface-clock";
829 clocks = <&core_l4_ick>;
830 reg = <0x0a10>;
831 ti,bit-shift = <21>;
832 };
833
834 mcspi3_ick: mcspi3_ick@a10 {
835 #clock-cells = <0>;
836 compatible = "ti,omap3-interface-clock";
837 clocks = <&core_l4_ick>;
838 reg = <0x0a10>;
839 ti,bit-shift = <20>;
840 };
841
842 mcspi2_ick: mcspi2_ick@a10 {
843 #clock-cells = <0>;
844 compatible = "ti,omap3-interface-clock";
845 clocks = <&core_l4_ick>;
846 reg = <0x0a10>;
847 ti,bit-shift = <19>;
848 };
849
850 mcspi1_ick: mcspi1_ick@a10 {
851 #clock-cells = <0>;
852 compatible = "ti,omap3-interface-clock";
853 clocks = <&core_l4_ick>;
854 reg = <0x0a10>;
855 ti,bit-shift = <18>;
856 };
857
858 i2c3_ick: i2c3_ick@a10 {
859 #clock-cells = <0>;
860 compatible = "ti,omap3-interface-clock";
861 clocks = <&core_l4_ick>;
862 reg = <0x0a10>;
863 ti,bit-shift = <17>;
864 };
865
866 i2c2_ick: i2c2_ick@a10 {
867 #clock-cells = <0>;
868 compatible = "ti,omap3-interface-clock";
869 clocks = <&core_l4_ick>;
870 reg = <0x0a10>;
871 ti,bit-shift = <16>;
872 };
873
874 i2c1_ick: i2c1_ick@a10 {
875 #clock-cells = <0>;
876 compatible = "ti,omap3-interface-clock";
877 clocks = <&core_l4_ick>;
878 reg = <0x0a10>;
879 ti,bit-shift = <15>;
880 };
881
882 uart2_ick: uart2_ick@a10 {
883 #clock-cells = <0>;
884 compatible = "ti,omap3-interface-clock";
885 clocks = <&core_l4_ick>;
886 reg = <0x0a10>;
887 ti,bit-shift = <14>;
888 };
889
890 uart1_ick: uart1_ick@a10 {
891 #clock-cells = <0>;
892 compatible = "ti,omap3-interface-clock";
893 clocks = <&core_l4_ick>;
894 reg = <0x0a10>;
895 ti,bit-shift = <13>;
896 };
897
898 gpt11_ick: gpt11_ick@a10 {
899 #clock-cells = <0>;
900 compatible = "ti,omap3-interface-clock";
901 clocks = <&core_l4_ick>;
902 reg = <0x0a10>;
903 ti,bit-shift = <12>;
904 };
905
906 gpt10_ick: gpt10_ick@a10 {
907 #clock-cells = <0>;
908 compatible = "ti,omap3-interface-clock";
909 clocks = <&core_l4_ick>;
910 reg = <0x0a10>;
911 ti,bit-shift = <11>;
912 };
913
914 mcbsp5_ick: mcbsp5_ick@a10 {
915 #clock-cells = <0>;
916 compatible = "ti,omap3-interface-clock";
917 clocks = <&core_l4_ick>;
918 reg = <0x0a10>;
919 ti,bit-shift = <10>;
920 };
921
922 mcbsp1_ick: mcbsp1_ick@a10 {
923 #clock-cells = <0>;
924 compatible = "ti,omap3-interface-clock";
925 clocks = <&core_l4_ick>;
926 reg = <0x0a10>;
927 ti,bit-shift = <9>;
928 };
929
930 omapctrl_ick: omapctrl_ick@a10 {
931 #clock-cells = <0>;
932 compatible = "ti,omap3-interface-clock";
933 clocks = <&core_l4_ick>;
934 reg = <0x0a10>;
935 ti,bit-shift = <6>;
936 };
937
938 dss_tv_fck: dss_tv_fck@e00 {
939 #clock-cells = <0>;
940 compatible = "ti,gate-clock";
941 clocks = <&omap_54m_fck>;
942 reg = <0x0e00>;
943 ti,bit-shift = <2>;
944 };
945
946 dss_96m_fck: dss_96m_fck@e00 {
947 #clock-cells = <0>;
948 compatible = "ti,gate-clock";
949 clocks = <&omap_96m_fck>;
950 reg = <0x0e00>;
951 ti,bit-shift = <2>;
952 };
953
954 dss2_alwon_fck: dss2_alwon_fck@e00 {
955 #clock-cells = <0>;
956 compatible = "ti,gate-clock";
957 clocks = <&sys_ck>;
958 reg = <0x0e00>;
959 ti,bit-shift = <1>;
960 };
961
962 dummy_ck: dummy_ck {
963 #clock-cells = <0>;
964 compatible = "fixed-clock";
965 clock-frequency = <0>;
966 };
967
968 gpt1_gate_fck: gpt1_gate_fck@c00 {
969 #clock-cells = <0>;
970 compatible = "ti,composite-gate-clock";
971 clocks = <&sys_ck>;
972 ti,bit-shift = <0>;
973 reg = <0x0c00>;
974 };
975
976 gpt1_mux_fck: gpt1_mux_fck@c40 {
977 #clock-cells = <0>;
978 compatible = "ti,composite-mux-clock";
979 clocks = <&omap_32k_fck>, <&sys_ck>;
980 reg = <0x0c40>;
981 };
982
983 gpt1_fck: gpt1_fck {
984 #clock-cells = <0>;
985 compatible = "ti,composite-clock";
986 clocks = <&gpt1_gate_fck>, <&gpt1_mux_fck>;
987 };
988
989 aes2_ick: aes2_ick@a10 {
990 #clock-cells = <0>;
991 compatible = "ti,omap3-interface-clock";
992 clocks = <&core_l4_ick>;
993 ti,bit-shift = <28>;
994 reg = <0x0a10>;
995 };
996
997 wkup_32k_fck: wkup_32k_fck {
998 #clock-cells = <0>;
999 compatible = "fixed-factor-clock";
1000 clocks = <&omap_32k_fck>;
1001 clock-mult = <1>;
1002 clock-div = <1>;
1003 };
1004
1005 gpio1_dbck: gpio1_dbck@c00 {
1006 #clock-cells = <0>;
1007 compatible = "ti,gate-clock";
1008 clocks = <&wkup_32k_fck>;
1009 reg = <0x0c00>;
1010 ti,bit-shift = <3>;
1011 };
1012
1013 sha12_ick: sha12_ick@a10 {
1014 #clock-cells = <0>;
1015 compatible = "ti,omap3-interface-clock";
1016 clocks = <&core_l4_ick>;
1017 reg = <0x0a10>;
1018 ti,bit-shift = <27>;
1019 };
1020
1021 wdt2_fck: wdt2_fck@c00 {
1022 #clock-cells = <0>;
1023 compatible = "ti,wait-gate-clock";
1024 clocks = <&wkup_32k_fck>;
1025 reg = <0x0c00>;
1026 ti,bit-shift = <5>;
1027 };
1028
1029 wdt2_ick: wdt2_ick@c10 {
1030 #clock-cells = <0>;
1031 compatible = "ti,omap3-interface-clock";
1032 clocks = <&wkup_l4_ick>;
1033 reg = <0x0c10>;
1034 ti,bit-shift = <5>;
1035 };
1036
1037 wdt1_ick: wdt1_ick@c10 {
1038 #clock-cells = <0>;
1039 compatible = "ti,omap3-interface-clock";
1040 clocks = <&wkup_l4_ick>;
1041 reg = <0x0c10>;
1042 ti,bit-shift = <4>;
1043 };
1044
1045 gpio1_ick: gpio1_ick@c10 {
1046 #clock-cells = <0>;
1047 compatible = "ti,omap3-interface-clock";
1048 clocks = <&wkup_l4_ick>;
1049 reg = <0x0c10>;
1050 ti,bit-shift = <3>;
1051 };
1052
1053 omap_32ksync_ick: omap_32ksync_ick@c10 {
1054 #clock-cells = <0>;
1055 compatible = "ti,omap3-interface-clock";
1056 clocks = <&wkup_l4_ick>;
1057 reg = <0x0c10>;
1058 ti,bit-shift = <2>;
1059 };
1060
1061 gpt12_ick: gpt12_ick@c10 {
1062 #clock-cells = <0>;
1063 compatible = "ti,omap3-interface-clock";
1064 clocks = <&wkup_l4_ick>;
1065 reg = <0x0c10>;
1066 ti,bit-shift = <1>;
1067 };
1068
1069 gpt1_ick: gpt1_ick@c10 {
1070 #clock-cells = <0>;
1071 compatible = "ti,omap3-interface-clock";
1072 clocks = <&wkup_l4_ick>;
1073 reg = <0x0c10>;
1074 ti,bit-shift = <0>;
1075 };
1076
1077 per_96m_fck: per_96m_fck {
1078 #clock-cells = <0>;
1079 compatible = "fixed-factor-clock";
1080 clocks = <&omap_96m_alwon_fck>;
1081 clock-mult = <1>;
1082 clock-div = <1>;
1083 };
1084
1085 per_48m_fck: per_48m_fck {
1086 #clock-cells = <0>;
1087 compatible = "fixed-factor-clock";
1088 clocks = <&omap_48m_fck>;
1089 clock-mult = <1>;
1090 clock-div = <1>;
1091 };
1092
1093 uart3_fck: uart3_fck@1000 {
1094 #clock-cells = <0>;
1095 compatible = "ti,wait-gate-clock";
1096 clocks = <&per_48m_fck>;
1097 reg = <0x1000>;
1098 ti,bit-shift = <11>;
1099 };
1100
1101 gpt2_gate_fck: gpt2_gate_fck@1000 {
1102 #clock-cells = <0>;
1103 compatible = "ti,composite-gate-clock";
1104 clocks = <&sys_ck>;
1105 ti,bit-shift = <3>;
1106 reg = <0x1000>;
1107 };
1108
1109 gpt2_mux_fck: gpt2_mux_fck@1040 {
1110 #clock-cells = <0>;
1111 compatible = "ti,composite-mux-clock";
1112 clocks = <&omap_32k_fck>, <&sys_ck>;
1113 reg = <0x1040>;
1114 };
1115
1116 gpt2_fck: gpt2_fck {
1117 #clock-cells = <0>;
1118 compatible = "ti,composite-clock";
1119 clocks = <&gpt2_gate_fck>, <&gpt2_mux_fck>;
1120 };
1121
1122 gpt3_gate_fck: gpt3_gate_fck@1000 {
1123 #clock-cells = <0>;
1124 compatible = "ti,composite-gate-clock";
1125 clocks = <&sys_ck>;
1126 ti,bit-shift = <4>;
1127 reg = <0x1000>;
1128 };
1129
1130 gpt3_mux_fck: gpt3_mux_fck@1040 {
1131 #clock-cells = <0>;
1132 compatible = "ti,composite-mux-clock";
1133 clocks = <&omap_32k_fck>, <&sys_ck>;
1134 ti,bit-shift = <1>;
1135 reg = <0x1040>;
1136 };
1137
1138 gpt3_fck: gpt3_fck {
1139 #clock-cells = <0>;
1140 compatible = "ti,composite-clock";
1141 clocks = <&gpt3_gate_fck>, <&gpt3_mux_fck>;
1142 };
1143
1144 gpt4_gate_fck: gpt4_gate_fck@1000 {
1145 #clock-cells = <0>;
1146 compatible = "ti,composite-gate-clock";
1147 clocks = <&sys_ck>;
1148 ti,bit-shift = <5>;
1149 reg = <0x1000>;
1150 };
1151
1152 gpt4_mux_fck: gpt4_mux_fck@1040 {
1153 #clock-cells = <0>;
1154 compatible = "ti,composite-mux-clock";
1155 clocks = <&omap_32k_fck>, <&sys_ck>;
1156 ti,bit-shift = <2>;
1157 reg = <0x1040>;
1158 };
1159
1160 gpt4_fck: gpt4_fck {
1161 #clock-cells = <0>;
1162 compatible = "ti,composite-clock";
1163 clocks = <&gpt4_gate_fck>, <&gpt4_mux_fck>;
1164 };
1165
1166 gpt5_gate_fck: gpt5_gate_fck@1000 {
1167 #clock-cells = <0>;
1168 compatible = "ti,composite-gate-clock";
1169 clocks = <&sys_ck>;
1170 ti,bit-shift = <6>;
1171 reg = <0x1000>;
1172 };
1173
1174 gpt5_mux_fck: gpt5_mux_fck@1040 {
1175 #clock-cells = <0>;
1176 compatible = "ti,composite-mux-clock";
1177 clocks = <&omap_32k_fck>, <&sys_ck>;
1178 ti,bit-shift = <3>;
1179 reg = <0x1040>;
1180 };
1181
1182 gpt5_fck: gpt5_fck {
1183 #clock-cells = <0>;
1184 compatible = "ti,composite-clock";
1185 clocks = <&gpt5_gate_fck>, <&gpt5_mux_fck>;
1186 };
1187
1188 gpt6_gate_fck: gpt6_gate_fck@1000 {
1189 #clock-cells = <0>;
1190 compatible = "ti,composite-gate-clock";
1191 clocks = <&sys_ck>;
1192 ti,bit-shift = <7>;
1193 reg = <0x1000>;
1194 };
1195
1196 gpt6_mux_fck: gpt6_mux_fck@1040 {
1197 #clock-cells = <0>;
1198 compatible = "ti,composite-mux-clock";
1199 clocks = <&omap_32k_fck>, <&sys_ck>;
1200 ti,bit-shift = <4>;
1201 reg = <0x1040>;
1202 };
1203
1204 gpt6_fck: gpt6_fck {
1205 #clock-cells = <0>;
1206 compatible = "ti,composite-clock";
1207 clocks = <&gpt6_gate_fck>, <&gpt6_mux_fck>;
1208 };
1209
1210 gpt7_gate_fck: gpt7_gate_fck@1000 {
1211 #clock-cells = <0>;
1212 compatible = "ti,composite-gate-clock";
1213 clocks = <&sys_ck>;
1214 ti,bit-shift = <8>;
1215 reg = <0x1000>;
1216 };
1217
1218 gpt7_mux_fck: gpt7_mux_fck@1040 {
1219 #clock-cells = <0>;
1220 compatible = "ti,composite-mux-clock";
1221 clocks = <&omap_32k_fck>, <&sys_ck>;
1222 ti,bit-shift = <5>;
1223 reg = <0x1040>;
1224 };
1225
1226 gpt7_fck: gpt7_fck {
1227 #clock-cells = <0>;
1228 compatible = "ti,composite-clock";
1229 clocks = <&gpt7_gate_fck>, <&gpt7_mux_fck>;
1230 };
1231
1232 gpt8_gate_fck: gpt8_gate_fck@1000 {
1233 #clock-cells = <0>;
1234 compatible = "ti,composite-gate-clock";
1235 clocks = <&sys_ck>;
1236 ti,bit-shift = <9>;
1237 reg = <0x1000>;
1238 };
1239
1240 gpt8_mux_fck: gpt8_mux_fck@1040 {
1241 #clock-cells = <0>;
1242 compatible = "ti,composite-mux-clock";
1243 clocks = <&omap_32k_fck>, <&sys_ck>;
1244 ti,bit-shift = <6>;
1245 reg = <0x1040>;
1246 };
1247
1248 gpt8_fck: gpt8_fck {
1249 #clock-cells = <0>;
1250 compatible = "ti,composite-clock";
1251 clocks = <&gpt8_gate_fck>, <&gpt8_mux_fck>;
1252 };
1253
1254 gpt9_gate_fck: gpt9_gate_fck@1000 {
1255 #clock-cells = <0>;
1256 compatible = "ti,composite-gate-clock";
1257 clocks = <&sys_ck>;
1258 ti,bit-shift = <10>;
1259 reg = <0x1000>;
1260 };
1261
1262 gpt9_mux_fck: gpt9_mux_fck@1040 {
1263 #clock-cells = <0>;
1264 compatible = "ti,composite-mux-clock";
1265 clocks = <&omap_32k_fck>, <&sys_ck>;
1266 ti,bit-shift = <7>;
1267 reg = <0x1040>;
1268 };
1269
1270 gpt9_fck: gpt9_fck {
1271 #clock-cells = <0>;
1272 compatible = "ti,composite-clock";
1273 clocks = <&gpt9_gate_fck>, <&gpt9_mux_fck>;
1274 };
1275
1276 per_32k_alwon_fck: per_32k_alwon_fck {
1277 #clock-cells = <0>;
1278 compatible = "fixed-factor-clock";
1279 clocks = <&omap_32k_fck>;
1280 clock-mult = <1>;
1281 clock-div = <1>;
1282 };
1283
1284 gpio6_dbck: gpio6_dbck@1000 {
1285 #clock-cells = <0>;
1286 compatible = "ti,gate-clock";
1287 clocks = <&per_32k_alwon_fck>;
1288 reg = <0x1000>;
1289 ti,bit-shift = <17>;
1290 };
1291
1292 gpio5_dbck: gpio5_dbck@1000 {
1293 #clock-cells = <0>;
1294 compatible = "ti,gate-clock";
1295 clocks = <&per_32k_alwon_fck>;
1296 reg = <0x1000>;
1297 ti,bit-shift = <16>;
1298 };
1299
1300 gpio4_dbck: gpio4_dbck@1000 {
1301 #clock-cells = <0>;
1302 compatible = "ti,gate-clock";
1303 clocks = <&per_32k_alwon_fck>;
1304 reg = <0x1000>;
1305 ti,bit-shift = <15>;
1306 };
1307
1308 gpio3_dbck: gpio3_dbck@1000 {
1309 #clock-cells = <0>;
1310 compatible = "ti,gate-clock";
1311 clocks = <&per_32k_alwon_fck>;
1312 reg = <0x1000>;
1313 ti,bit-shift = <14>;
1314 };
1315
1316 gpio2_dbck: gpio2_dbck@1000 {
1317 #clock-cells = <0>;
1318 compatible = "ti,gate-clock";
1319 clocks = <&per_32k_alwon_fck>;
1320 reg = <0x1000>;
1321 ti,bit-shift = <13>;
1322 };
1323
1324 wdt3_fck: wdt3_fck@1000 {
1325 #clock-cells = <0>;
1326 compatible = "ti,wait-gate-clock";
1327 clocks = <&per_32k_alwon_fck>;
1328 reg = <0x1000>;
1329 ti,bit-shift = <12>;
1330 };
1331
1332 per_l4_ick: per_l4_ick {
1333 #clock-cells = <0>;
1334 compatible = "fixed-factor-clock";
1335 clocks = <&l4_ick>;
1336 clock-mult = <1>;
1337 clock-div = <1>;
1338 };
1339
1340 gpio6_ick: gpio6_ick@1010 {
1341 #clock-cells = <0>;
1342 compatible = "ti,omap3-interface-clock";
1343 clocks = <&per_l4_ick>;
1344 reg = <0x1010>;
1345 ti,bit-shift = <17>;
1346 };
1347
1348 gpio5_ick: gpio5_ick@1010 {
1349 #clock-cells = <0>;
1350 compatible = "ti,omap3-interface-clock";
1351 clocks = <&per_l4_ick>;
1352 reg = <0x1010>;
1353 ti,bit-shift = <16>;
1354 };
1355
1356 gpio4_ick: gpio4_ick@1010 {
1357 #clock-cells = <0>;
1358 compatible = "ti,omap3-interface-clock";
1359 clocks = <&per_l4_ick>;
1360 reg = <0x1010>;
1361 ti,bit-shift = <15>;
1362 };
1363
1364 gpio3_ick: gpio3_ick@1010 {
1365 #clock-cells = <0>;
1366 compatible = "ti,omap3-interface-clock";
1367 clocks = <&per_l4_ick>;
1368 reg = <0x1010>;
1369 ti,bit-shift = <14>;
1370 };
1371
1372 gpio2_ick: gpio2_ick@1010 {
1373 #clock-cells = <0>;
1374 compatible = "ti,omap3-interface-clock";
1375 clocks = <&per_l4_ick>;
1376 reg = <0x1010>;
1377 ti,bit-shift = <13>;
1378 };
1379
1380 wdt3_ick: wdt3_ick@1010 {
1381 #clock-cells = <0>;
1382 compatible = "ti,omap3-interface-clock";
1383 clocks = <&per_l4_ick>;
1384 reg = <0x1010>;
1385 ti,bit-shift = <12>;
1386 };
1387
1388 uart3_ick: uart3_ick@1010 {
1389 #clock-cells = <0>;
1390 compatible = "ti,omap3-interface-clock";
1391 clocks = <&per_l4_ick>;
1392 reg = <0x1010>;
1393 ti,bit-shift = <11>;
1394 };
1395
1396 uart4_ick: uart4_ick@1010 {
1397 #clock-cells = <0>;
1398 compatible = "ti,omap3-interface-clock";
1399 clocks = <&per_l4_ick>;
1400 reg = <0x1010>;
1401 ti,bit-shift = <18>;
1402 };
1403
1404 gpt9_ick: gpt9_ick@1010 {
1405 #clock-cells = <0>;
1406 compatible = "ti,omap3-interface-clock";
1407 clocks = <&per_l4_ick>;
1408 reg = <0x1010>;
1409 ti,bit-shift = <10>;
1410 };
1411
1412 gpt8_ick: gpt8_ick@1010 {
1413 #clock-cells = <0>;
1414 compatible = "ti,omap3-interface-clock";
1415 clocks = <&per_l4_ick>;
1416 reg = <0x1010>;
1417 ti,bit-shift = <9>;
1418 };
1419
1420 gpt7_ick: gpt7_ick@1010 {
1421 #clock-cells = <0>;
1422 compatible = "ti,omap3-interface-clock";
1423 clocks = <&per_l4_ick>;
1424 reg = <0x1010>;
1425 ti,bit-shift = <8>;
1426 };
1427
1428 gpt6_ick: gpt6_ick@1010 {
1429 #clock-cells = <0>;
1430 compatible = "ti,omap3-interface-clock";
1431 clocks = <&per_l4_ick>;
1432 reg = <0x1010>;
1433 ti,bit-shift = <7>;
1434 };
1435
1436 gpt5_ick: gpt5_ick@1010 {
1437 #clock-cells = <0>;
1438 compatible = "ti,omap3-interface-clock";
1439 clocks = <&per_l4_ick>;
1440 reg = <0x1010>;
1441 ti,bit-shift = <6>;
1442 };
1443
1444 gpt4_ick: gpt4_ick@1010 {
1445 #clock-cells = <0>;
1446 compatible = "ti,omap3-interface-clock";
1447 clocks = <&per_l4_ick>;
1448 reg = <0x1010>;
1449 ti,bit-shift = <5>;
1450 };
1451
1452 gpt3_ick: gpt3_ick@1010 {
1453 #clock-cells = <0>;
1454 compatible = "ti,omap3-interface-clock";
1455 clocks = <&per_l4_ick>;
1456 reg = <0x1010>;
1457 ti,bit-shift = <4>;
1458 };
1459
1460 gpt2_ick: gpt2_ick@1010 {
1461 #clock-cells = <0>;
1462 compatible = "ti,omap3-interface-clock";
1463 clocks = <&per_l4_ick>;
1464 reg = <0x1010>;
1465 ti,bit-shift = <3>;
1466 };
1467
1468 mcbsp2_ick: mcbsp2_ick@1010 {
1469 #clock-cells = <0>;
1470 compatible = "ti,omap3-interface-clock";
1471 clocks = <&per_l4_ick>;
1472 reg = <0x1010>;
1473 ti,bit-shift = <0>;
1474 };
1475
1476 mcbsp3_ick: mcbsp3_ick@1010 {
1477 #clock-cells = <0>;
1478 compatible = "ti,omap3-interface-clock";
1479 clocks = <&per_l4_ick>;
1480 reg = <0x1010>;
1481 ti,bit-shift = <1>;
1482 };
1483
1484 mcbsp4_ick: mcbsp4_ick@1010 {
1485 #clock-cells = <0>;
1486 compatible = "ti,omap3-interface-clock";
1487 clocks = <&per_l4_ick>;
1488 reg = <0x1010>;
1489 ti,bit-shift = <2>;
1490 };
1491
1492 mcbsp2_gate_fck: mcbsp2_gate_fck@1000 {
1493 #clock-cells = <0>;
1494 compatible = "ti,composite-gate-clock";
1495 clocks = <&mcbsp_clks>;
1496 ti,bit-shift = <0>;
1497 reg = <0x1000>;
1498 };
1499
1500 mcbsp3_gate_fck: mcbsp3_gate_fck@1000 {
1501 #clock-cells = <0>;
1502 compatible = "ti,composite-gate-clock";
1503 clocks = <&mcbsp_clks>;
1504 ti,bit-shift = <1>;
1505 reg = <0x1000>;
1506 };
1507
1508 mcbsp4_gate_fck: mcbsp4_gate_fck@1000 {
1509 #clock-cells = <0>;
1510 compatible = "ti,composite-gate-clock";
1511 clocks = <&mcbsp_clks>;
1512 ti,bit-shift = <2>;
1513 reg = <0x1000>;
1514 };
1515
1516 emu_src_mux_ck: emu_src_mux_ck@1140 {
1517 #clock-cells = <0>;
1518 compatible = "ti,mux-clock";
1519 clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
1520 reg = <0x1140>;
1521 };
1522
1523 emu_src_ck: emu_src_ck {
1524 #clock-cells = <0>;
1525 compatible = "ti,clkdm-gate-clock";
1526 clocks = <&emu_src_mux_ck>;
1527 };
1528
1529 pclk_fck: pclk_fck@1140 {
1530 #clock-cells = <0>;
1531 compatible = "ti,divider-clock";
1532 clocks = <&emu_src_ck>;
1533 ti,bit-shift = <8>;
1534 ti,max-div = <7>;
1535 reg = <0x1140>;
1536 ti,index-starts-at-one;
1537 };
1538
1539 pclkx2_fck: pclkx2_fck@1140 {
1540 #clock-cells = <0>;
1541 compatible = "ti,divider-clock";
1542 clocks = <&emu_src_ck>;
1543 ti,bit-shift = <6>;
1544 ti,max-div = <3>;
1545 reg = <0x1140>;
1546 ti,index-starts-at-one;
1547 };
1548
1549 atclk_fck: atclk_fck@1140 {
1550 #clock-cells = <0>;
1551 compatible = "ti,divider-clock";
1552 clocks = <&emu_src_ck>;
1553 ti,bit-shift = <4>;
1554 ti,max-div = <3>;
1555 reg = <0x1140>;
1556 ti,index-starts-at-one;
1557 };
1558
1559 traceclk_src_fck: traceclk_src_fck@1140 {
1560 #clock-cells = <0>;
1561 compatible = "ti,mux-clock";
1562 clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
1563 ti,bit-shift = <2>;
1564 reg = <0x1140>;
1565 };
1566
1567 traceclk_fck: traceclk_fck@1140 {
1568 #clock-cells = <0>;
1569 compatible = "ti,divider-clock";
1570 clocks = <&traceclk_src_fck>;
1571 ti,bit-shift = <11>;
1572 ti,max-div = <7>;
1573 reg = <0x1140>;
1574 ti,index-starts-at-one;
1575 };
1576
1577 secure_32k_fck: secure_32k_fck {
1578 #clock-cells = <0>;
1579 compatible = "fixed-clock";
1580 clock-frequency = <32768>;
1581 };
1582
1583 gpt12_fck: gpt12_fck {
1584 #clock-cells = <0>;
1585 compatible = "fixed-factor-clock";
1586 clocks = <&secure_32k_fck>;
1587 clock-mult = <1>;
1588 clock-div = <1>;
1589 };
1590
1591 wdt1_fck: wdt1_fck {
1592 #clock-cells = <0>;
1593 compatible = "fixed-factor-clock";
1594 clocks = <&secure_32k_fck>;
1595 clock-mult = <1>;
1596 clock-div = <1>;
1597 };
1598};
1599
1600&cm_clockdomains {
1601 core_l3_clkdm: core_l3_clkdm {
1602 compatible = "ti,clockdomain";
1603 clocks = <&sdrc_ick>;
1604 };
1605
1606 dpll3_clkdm: dpll3_clkdm {
1607 compatible = "ti,clockdomain";
1608 clocks = <&dpll3_ck>;
1609 };
1610
1611 dpll1_clkdm: dpll1_clkdm {
1612 compatible = "ti,clockdomain";
1613 clocks = <&dpll1_ck>;
1614 };
1615
1616 per_clkdm: per_clkdm {
1617 compatible = "ti,clockdomain";
1618 clocks = <&uart3_fck>, <&gpio6_dbck>, <&gpio5_dbck>,
1619 <&gpio4_dbck>, <&gpio3_dbck>, <&gpio2_dbck>,
1620 <&wdt3_fck>, <&gpio6_ick>, <&gpio5_ick>, <&gpio4_ick>,
1621 <&gpio3_ick>, <&gpio2_ick>, <&wdt3_ick>, <&uart3_ick>,
1622 <&uart4_ick>, <&gpt9_ick>, <&gpt8_ick>, <&gpt7_ick>,
1623 <&gpt6_ick>, <&gpt5_ick>, <&gpt4_ick>, <&gpt3_ick>,
1624 <&gpt2_ick>, <&mcbsp2_ick>, <&mcbsp3_ick>,
1625 <&mcbsp4_ick>;
1626 };
1627
1628 emu_clkdm: emu_clkdm {
1629 compatible = "ti,clockdomain";
1630 clocks = <&emu_src_ck>;
1631 };
1632
1633 dpll4_clkdm: dpll4_clkdm {
1634 compatible = "ti,clockdomain";
1635 clocks = <&dpll4_ck>;
1636 };
1637
1638 wkup_clkdm: wkup_clkdm {
1639 compatible = "ti,clockdomain";
1640 clocks = <&gpio1_dbck>, <&wdt2_fck>, <&wdt2_ick>, <&wdt1_ick>,
1641 <&gpio1_ick>, <&omap_32ksync_ick>, <&gpt12_ick>,
1642 <&gpt1_ick>;
1643 };
1644
1645 dss_clkdm: dss_clkdm {
1646 compatible = "ti,clockdomain";
1647 clocks = <&dss_tv_fck>, <&dss_96m_fck>, <&dss2_alwon_fck>;
1648 };
1649
1650 core_l4_clkdm: core_l4_clkdm {
1651 compatible = "ti,clockdomain";
1652 clocks = <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
1653 <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
1654 <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
1655 <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
1656 <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
1657 <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
1658 <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
1659 <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
1660 <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>;
1661 };
1662};