Loading...
1/*
2 * Copyright (C) 2011-2012 Freescale Semiconductor, Inc.
3 *
4 * The code contained herein is licensed under the GNU General Public
5 * License. You may obtain a copy of the GNU General Public License
6 * Version 2 or later at the following locations:
7 *
8 * http://www.opensource.org/licenses/gpl-license.html
9 * http://www.gnu.org/copyleft/gpl.html
10 */
11
12#include <linux/init.h>
13#include <linux/io.h>
14#include <linux/kernel.h>
15#include <linux/module.h>
16#include <linux/of.h>
17#include <linux/of_device.h>
18#include <linux/platform_device.h>
19#include <linux/rtc.h>
20#include <linux/clk.h>
21#include <linux/mfd/syscon.h>
22#include <linux/regmap.h>
23
24#define SNVS_LPREGISTER_OFFSET 0x34
25
26/* These register offsets are relative to LP (Low Power) range */
27#define SNVS_LPCR 0x04
28#define SNVS_LPSR 0x18
29#define SNVS_LPSRTCMR 0x1c
30#define SNVS_LPSRTCLR 0x20
31#define SNVS_LPTAR 0x24
32#define SNVS_LPPGDR 0x30
33
34#define SNVS_LPCR_SRTC_ENV (1 << 0)
35#define SNVS_LPCR_LPTA_EN (1 << 1)
36#define SNVS_LPCR_LPWUI_EN (1 << 3)
37#define SNVS_LPSR_LPTA (1 << 0)
38
39#define SNVS_LPPGDR_INIT 0x41736166
40#define CNTR_TO_SECS_SH 15
41
42struct snvs_rtc_data {
43 struct rtc_device *rtc;
44 struct regmap *regmap;
45 int offset;
46 int irq;
47 struct clk *clk;
48};
49
50static u32 rtc_read_lp_counter(struct snvs_rtc_data *data)
51{
52 u64 read1, read2;
53 u32 val;
54
55 do {
56 regmap_read(data->regmap, data->offset + SNVS_LPSRTCMR, &val);
57 read1 = val;
58 read1 <<= 32;
59 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &val);
60 read1 |= val;
61
62 regmap_read(data->regmap, data->offset + SNVS_LPSRTCMR, &val);
63 read2 = val;
64 read2 <<= 32;
65 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &val);
66 read2 |= val;
67 } while (read1 != read2);
68
69 /* Convert 47-bit counter to 32-bit raw second count */
70 return (u32) (read1 >> CNTR_TO_SECS_SH);
71}
72
73static void rtc_write_sync_lp(struct snvs_rtc_data *data)
74{
75 u32 count1, count2, count3;
76 int i;
77
78 /* Wait for 3 CKIL cycles */
79 for (i = 0; i < 3; i++) {
80 do {
81 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &count1);
82 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &count2);
83 } while (count1 != count2);
84
85 /* Now wait until counter value changes */
86 do {
87 do {
88 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &count2);
89 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &count3);
90 } while (count2 != count3);
91 } while (count3 == count1);
92 }
93}
94
95static int snvs_rtc_enable(struct snvs_rtc_data *data, bool enable)
96{
97 int timeout = 1000;
98 u32 lpcr;
99
100 regmap_update_bits(data->regmap, data->offset + SNVS_LPCR, SNVS_LPCR_SRTC_ENV,
101 enable ? SNVS_LPCR_SRTC_ENV : 0);
102
103 while (--timeout) {
104 regmap_read(data->regmap, data->offset + SNVS_LPCR, &lpcr);
105
106 if (enable) {
107 if (lpcr & SNVS_LPCR_SRTC_ENV)
108 break;
109 } else {
110 if (!(lpcr & SNVS_LPCR_SRTC_ENV))
111 break;
112 }
113 }
114
115 if (!timeout)
116 return -ETIMEDOUT;
117
118 return 0;
119}
120
121static int snvs_rtc_read_time(struct device *dev, struct rtc_time *tm)
122{
123 struct snvs_rtc_data *data = dev_get_drvdata(dev);
124 unsigned long time = rtc_read_lp_counter(data);
125
126 rtc_time_to_tm(time, tm);
127
128 return 0;
129}
130
131static int snvs_rtc_set_time(struct device *dev, struct rtc_time *tm)
132{
133 struct snvs_rtc_data *data = dev_get_drvdata(dev);
134 unsigned long time;
135 int ret;
136
137 rtc_tm_to_time(tm, &time);
138
139 /* Disable RTC first */
140 ret = snvs_rtc_enable(data, false);
141 if (ret)
142 return ret;
143
144 /* Write 32-bit time to 47-bit timer, leaving 15 LSBs blank */
145 regmap_write(data->regmap, data->offset + SNVS_LPSRTCLR, time << CNTR_TO_SECS_SH);
146 regmap_write(data->regmap, data->offset + SNVS_LPSRTCMR, time >> (32 - CNTR_TO_SECS_SH));
147
148 /* Enable RTC again */
149 ret = snvs_rtc_enable(data, true);
150
151 return ret;
152}
153
154static int snvs_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
155{
156 struct snvs_rtc_data *data = dev_get_drvdata(dev);
157 u32 lptar, lpsr;
158
159 regmap_read(data->regmap, data->offset + SNVS_LPTAR, &lptar);
160 rtc_time_to_tm(lptar, &alrm->time);
161
162 regmap_read(data->regmap, data->offset + SNVS_LPSR, &lpsr);
163 alrm->pending = (lpsr & SNVS_LPSR_LPTA) ? 1 : 0;
164
165 return 0;
166}
167
168static int snvs_rtc_alarm_irq_enable(struct device *dev, unsigned int enable)
169{
170 struct snvs_rtc_data *data = dev_get_drvdata(dev);
171
172 regmap_update_bits(data->regmap, data->offset + SNVS_LPCR,
173 (SNVS_LPCR_LPTA_EN | SNVS_LPCR_LPWUI_EN),
174 enable ? (SNVS_LPCR_LPTA_EN | SNVS_LPCR_LPWUI_EN) : 0);
175
176 rtc_write_sync_lp(data);
177
178 return 0;
179}
180
181static int snvs_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
182{
183 struct snvs_rtc_data *data = dev_get_drvdata(dev);
184 struct rtc_time *alrm_tm = &alrm->time;
185 unsigned long time;
186
187 rtc_tm_to_time(alrm_tm, &time);
188
189 regmap_update_bits(data->regmap, data->offset + SNVS_LPCR, SNVS_LPCR_LPTA_EN, 0);
190 rtc_write_sync_lp(data);
191 regmap_write(data->regmap, data->offset + SNVS_LPTAR, time);
192
193 /* Clear alarm interrupt status bit */
194 regmap_write(data->regmap, data->offset + SNVS_LPSR, SNVS_LPSR_LPTA);
195
196 return snvs_rtc_alarm_irq_enable(dev, alrm->enabled);
197}
198
199static const struct rtc_class_ops snvs_rtc_ops = {
200 .read_time = snvs_rtc_read_time,
201 .set_time = snvs_rtc_set_time,
202 .read_alarm = snvs_rtc_read_alarm,
203 .set_alarm = snvs_rtc_set_alarm,
204 .alarm_irq_enable = snvs_rtc_alarm_irq_enable,
205};
206
207static irqreturn_t snvs_rtc_irq_handler(int irq, void *dev_id)
208{
209 struct device *dev = dev_id;
210 struct snvs_rtc_data *data = dev_get_drvdata(dev);
211 u32 lpsr;
212 u32 events = 0;
213
214 regmap_read(data->regmap, data->offset + SNVS_LPSR, &lpsr);
215
216 if (lpsr & SNVS_LPSR_LPTA) {
217 events |= (RTC_AF | RTC_IRQF);
218
219 /* RTC alarm should be one-shot */
220 snvs_rtc_alarm_irq_enable(dev, 0);
221
222 rtc_update_irq(data->rtc, 1, events);
223 }
224
225 /* clear interrupt status */
226 regmap_write(data->regmap, data->offset + SNVS_LPSR, lpsr);
227
228 return events ? IRQ_HANDLED : IRQ_NONE;
229}
230
231static const struct regmap_config snvs_rtc_config = {
232 .reg_bits = 32,
233 .val_bits = 32,
234 .reg_stride = 4,
235};
236
237static int snvs_rtc_probe(struct platform_device *pdev)
238{
239 struct snvs_rtc_data *data;
240 struct resource *res;
241 int ret;
242 void __iomem *mmio;
243
244 data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
245 if (!data)
246 return -ENOMEM;
247
248 data->regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, "regmap");
249
250 if (IS_ERR(data->regmap)) {
251 dev_warn(&pdev->dev, "snvs rtc: you use old dts file, please update it\n");
252 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
253
254 mmio = devm_ioremap_resource(&pdev->dev, res);
255 if (IS_ERR(mmio))
256 return PTR_ERR(mmio);
257
258 data->regmap = devm_regmap_init_mmio(&pdev->dev, mmio, &snvs_rtc_config);
259 } else {
260 data->offset = SNVS_LPREGISTER_OFFSET;
261 of_property_read_u32(pdev->dev.of_node, "offset", &data->offset);
262 }
263
264 if (IS_ERR(data->regmap)) {
265 dev_err(&pdev->dev, "Can't find snvs syscon\n");
266 return -ENODEV;
267 }
268
269 data->irq = platform_get_irq(pdev, 0);
270 if (data->irq < 0)
271 return data->irq;
272
273 data->clk = devm_clk_get(&pdev->dev, "snvs-rtc");
274 if (IS_ERR(data->clk)) {
275 data->clk = NULL;
276 } else {
277 ret = clk_prepare_enable(data->clk);
278 if (ret) {
279 dev_err(&pdev->dev,
280 "Could not prepare or enable the snvs clock\n");
281 return ret;
282 }
283 }
284
285 platform_set_drvdata(pdev, data);
286
287 /* Initialize glitch detect */
288 regmap_write(data->regmap, data->offset + SNVS_LPPGDR, SNVS_LPPGDR_INIT);
289
290 /* Clear interrupt status */
291 regmap_write(data->regmap, data->offset + SNVS_LPSR, 0xffffffff);
292
293 /* Enable RTC */
294 ret = snvs_rtc_enable(data, true);
295 if (ret) {
296 dev_err(&pdev->dev, "failed to enable rtc %d\n", ret);
297 goto error_rtc_device_register;
298 }
299
300 device_init_wakeup(&pdev->dev, true);
301
302 ret = devm_request_irq(&pdev->dev, data->irq, snvs_rtc_irq_handler,
303 IRQF_SHARED, "rtc alarm", &pdev->dev);
304 if (ret) {
305 dev_err(&pdev->dev, "failed to request irq %d: %d\n",
306 data->irq, ret);
307 goto error_rtc_device_register;
308 }
309
310 data->rtc = devm_rtc_device_register(&pdev->dev, pdev->name,
311 &snvs_rtc_ops, THIS_MODULE);
312 if (IS_ERR(data->rtc)) {
313 ret = PTR_ERR(data->rtc);
314 dev_err(&pdev->dev, "failed to register rtc: %d\n", ret);
315 goto error_rtc_device_register;
316 }
317
318 return 0;
319
320error_rtc_device_register:
321 if (data->clk)
322 clk_disable_unprepare(data->clk);
323
324 return ret;
325}
326
327#ifdef CONFIG_PM_SLEEP
328static int snvs_rtc_suspend(struct device *dev)
329{
330 struct snvs_rtc_data *data = dev_get_drvdata(dev);
331
332 if (device_may_wakeup(dev))
333 return enable_irq_wake(data->irq);
334
335 return 0;
336}
337
338static int snvs_rtc_suspend_noirq(struct device *dev)
339{
340 struct snvs_rtc_data *data = dev_get_drvdata(dev);
341
342 if (data->clk)
343 clk_disable_unprepare(data->clk);
344
345 return 0;
346}
347
348static int snvs_rtc_resume(struct device *dev)
349{
350 struct snvs_rtc_data *data = dev_get_drvdata(dev);
351
352 if (device_may_wakeup(dev))
353 return disable_irq_wake(data->irq);
354
355 return 0;
356}
357
358static int snvs_rtc_resume_noirq(struct device *dev)
359{
360 struct snvs_rtc_data *data = dev_get_drvdata(dev);
361
362 if (data->clk)
363 return clk_prepare_enable(data->clk);
364
365 return 0;
366}
367
368static const struct dev_pm_ops snvs_rtc_pm_ops = {
369 .suspend = snvs_rtc_suspend,
370 .suspend_noirq = snvs_rtc_suspend_noirq,
371 .resume = snvs_rtc_resume,
372 .resume_noirq = snvs_rtc_resume_noirq,
373};
374
375#define SNVS_RTC_PM_OPS (&snvs_rtc_pm_ops)
376
377#else
378
379#define SNVS_RTC_PM_OPS NULL
380
381#endif
382
383static const struct of_device_id snvs_dt_ids[] = {
384 { .compatible = "fsl,sec-v4.0-mon-rtc-lp", },
385 { /* sentinel */ }
386};
387MODULE_DEVICE_TABLE(of, snvs_dt_ids);
388
389static struct platform_driver snvs_rtc_driver = {
390 .driver = {
391 .name = "snvs_rtc",
392 .pm = SNVS_RTC_PM_OPS,
393 .of_match_table = snvs_dt_ids,
394 },
395 .probe = snvs_rtc_probe,
396};
397module_platform_driver(snvs_rtc_driver);
398
399MODULE_AUTHOR("Freescale Semiconductor, Inc.");
400MODULE_DESCRIPTION("Freescale SNVS RTC Driver");
401MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0+
2//
3// Copyright (C) 2011-2012 Freescale Semiconductor, Inc.
4
5#include <linux/init.h>
6#include <linux/io.h>
7#include <linux/kernel.h>
8#include <linux/module.h>
9#include <linux/of.h>
10#include <linux/platform_device.h>
11#include <linux/pm_wakeirq.h>
12#include <linux/rtc.h>
13#include <linux/clk.h>
14#include <linux/mfd/syscon.h>
15#include <linux/regmap.h>
16
17#define SNVS_LPREGISTER_OFFSET 0x34
18
19/* These register offsets are relative to LP (Low Power) range */
20#define SNVS_LPCR 0x04
21#define SNVS_LPSR 0x18
22#define SNVS_LPSRTCMR 0x1c
23#define SNVS_LPSRTCLR 0x20
24#define SNVS_LPTAR 0x24
25#define SNVS_LPPGDR 0x30
26
27#define SNVS_LPCR_SRTC_ENV (1 << 0)
28#define SNVS_LPCR_LPTA_EN (1 << 1)
29#define SNVS_LPCR_LPWUI_EN (1 << 3)
30#define SNVS_LPSR_LPTA (1 << 0)
31
32#define SNVS_LPPGDR_INIT 0x41736166
33#define CNTR_TO_SECS_SH 15
34
35struct snvs_rtc_data {
36 struct rtc_device *rtc;
37 struct regmap *regmap;
38 int offset;
39 int irq;
40 struct clk *clk;
41};
42
43/* Read 64 bit timer register, which could be in inconsistent state */
44static u64 rtc_read_lpsrt(struct snvs_rtc_data *data)
45{
46 u32 msb, lsb;
47
48 regmap_read(data->regmap, data->offset + SNVS_LPSRTCMR, &msb);
49 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &lsb);
50 return (u64)msb << 32 | lsb;
51}
52
53/* Read the secure real time counter, taking care to deal with the cases of the
54 * counter updating while being read.
55 */
56static u32 rtc_read_lp_counter(struct snvs_rtc_data *data)
57{
58 u64 read1, read2;
59 unsigned int timeout = 100;
60
61 /* As expected, the registers might update between the read of the LSB
62 * reg and the MSB reg. It's also possible that one register might be
63 * in partially modified state as well.
64 */
65 read1 = rtc_read_lpsrt(data);
66 do {
67 read2 = read1;
68 read1 = rtc_read_lpsrt(data);
69 } while (read1 != read2 && --timeout);
70 if (!timeout)
71 dev_err(&data->rtc->dev, "Timeout trying to get valid LPSRT Counter read\n");
72
73 /* Convert 47-bit counter to 32-bit raw second count */
74 return (u32) (read1 >> CNTR_TO_SECS_SH);
75}
76
77/* Just read the lsb from the counter, dealing with inconsistent state */
78static int rtc_read_lp_counter_lsb(struct snvs_rtc_data *data, u32 *lsb)
79{
80 u32 count1, count2;
81 unsigned int timeout = 100;
82
83 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &count1);
84 do {
85 count2 = count1;
86 regmap_read(data->regmap, data->offset + SNVS_LPSRTCLR, &count1);
87 } while (count1 != count2 && --timeout);
88 if (!timeout) {
89 dev_err(&data->rtc->dev, "Timeout trying to get valid LPSRT Counter read\n");
90 return -ETIMEDOUT;
91 }
92
93 *lsb = count1;
94 return 0;
95}
96
97static int rtc_write_sync_lp(struct snvs_rtc_data *data)
98{
99 u32 count1, count2;
100 u32 elapsed;
101 unsigned int timeout = 1000;
102 int ret;
103
104 ret = rtc_read_lp_counter_lsb(data, &count1);
105 if (ret)
106 return ret;
107
108 /* Wait for 3 CKIL cycles, about 61.0-91.5 µs */
109 do {
110 ret = rtc_read_lp_counter_lsb(data, &count2);
111 if (ret)
112 return ret;
113 elapsed = count2 - count1; /* wrap around _is_ handled! */
114 } while (elapsed < 3 && --timeout);
115 if (!timeout) {
116 dev_err(&data->rtc->dev, "Timeout waiting for LPSRT Counter to change\n");
117 return -ETIMEDOUT;
118 }
119 return 0;
120}
121
122static int snvs_rtc_enable(struct snvs_rtc_data *data, bool enable)
123{
124 int timeout = 1000;
125 u32 lpcr;
126
127 regmap_update_bits(data->regmap, data->offset + SNVS_LPCR, SNVS_LPCR_SRTC_ENV,
128 enable ? SNVS_LPCR_SRTC_ENV : 0);
129
130 while (--timeout) {
131 regmap_read(data->regmap, data->offset + SNVS_LPCR, &lpcr);
132
133 if (enable) {
134 if (lpcr & SNVS_LPCR_SRTC_ENV)
135 break;
136 } else {
137 if (!(lpcr & SNVS_LPCR_SRTC_ENV))
138 break;
139 }
140 }
141
142 if (!timeout)
143 return -ETIMEDOUT;
144
145 return 0;
146}
147
148static int snvs_rtc_read_time(struct device *dev, struct rtc_time *tm)
149{
150 struct snvs_rtc_data *data = dev_get_drvdata(dev);
151 unsigned long time;
152 int ret;
153
154 ret = clk_enable(data->clk);
155 if (ret)
156 return ret;
157
158 time = rtc_read_lp_counter(data);
159 rtc_time64_to_tm(time, tm);
160
161 clk_disable(data->clk);
162
163 return 0;
164}
165
166static int snvs_rtc_set_time(struct device *dev, struct rtc_time *tm)
167{
168 struct snvs_rtc_data *data = dev_get_drvdata(dev);
169 unsigned long time = rtc_tm_to_time64(tm);
170 int ret;
171
172 ret = clk_enable(data->clk);
173 if (ret)
174 return ret;
175
176 /* Disable RTC first */
177 ret = snvs_rtc_enable(data, false);
178 if (ret)
179 return ret;
180
181 /* Write 32-bit time to 47-bit timer, leaving 15 LSBs blank */
182 regmap_write(data->regmap, data->offset + SNVS_LPSRTCLR, time << CNTR_TO_SECS_SH);
183 regmap_write(data->regmap, data->offset + SNVS_LPSRTCMR, time >> (32 - CNTR_TO_SECS_SH));
184
185 /* Enable RTC again */
186 ret = snvs_rtc_enable(data, true);
187
188 clk_disable(data->clk);
189
190 return ret;
191}
192
193static int snvs_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
194{
195 struct snvs_rtc_data *data = dev_get_drvdata(dev);
196 u32 lptar, lpsr;
197 int ret;
198
199 ret = clk_enable(data->clk);
200 if (ret)
201 return ret;
202
203 regmap_read(data->regmap, data->offset + SNVS_LPTAR, &lptar);
204 rtc_time64_to_tm(lptar, &alrm->time);
205
206 regmap_read(data->regmap, data->offset + SNVS_LPSR, &lpsr);
207 alrm->pending = (lpsr & SNVS_LPSR_LPTA) ? 1 : 0;
208
209 clk_disable(data->clk);
210
211 return 0;
212}
213
214static int snvs_rtc_alarm_irq_enable(struct device *dev, unsigned int enable)
215{
216 struct snvs_rtc_data *data = dev_get_drvdata(dev);
217 int ret;
218
219 ret = clk_enable(data->clk);
220 if (ret)
221 return ret;
222
223 regmap_update_bits(data->regmap, data->offset + SNVS_LPCR,
224 (SNVS_LPCR_LPTA_EN | SNVS_LPCR_LPWUI_EN),
225 enable ? (SNVS_LPCR_LPTA_EN | SNVS_LPCR_LPWUI_EN) : 0);
226
227 ret = rtc_write_sync_lp(data);
228
229 clk_disable(data->clk);
230
231 return ret;
232}
233
234static int snvs_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
235{
236 struct snvs_rtc_data *data = dev_get_drvdata(dev);
237 unsigned long time = rtc_tm_to_time64(&alrm->time);
238 int ret;
239
240 ret = clk_enable(data->clk);
241 if (ret)
242 return ret;
243
244 regmap_update_bits(data->regmap, data->offset + SNVS_LPCR, SNVS_LPCR_LPTA_EN, 0);
245 ret = rtc_write_sync_lp(data);
246 if (ret)
247 return ret;
248 regmap_write(data->regmap, data->offset + SNVS_LPTAR, time);
249
250 /* Clear alarm interrupt status bit */
251 regmap_write(data->regmap, data->offset + SNVS_LPSR, SNVS_LPSR_LPTA);
252
253 clk_disable(data->clk);
254
255 return snvs_rtc_alarm_irq_enable(dev, alrm->enabled);
256}
257
258static const struct rtc_class_ops snvs_rtc_ops = {
259 .read_time = snvs_rtc_read_time,
260 .set_time = snvs_rtc_set_time,
261 .read_alarm = snvs_rtc_read_alarm,
262 .set_alarm = snvs_rtc_set_alarm,
263 .alarm_irq_enable = snvs_rtc_alarm_irq_enable,
264};
265
266static irqreturn_t snvs_rtc_irq_handler(int irq, void *dev_id)
267{
268 struct device *dev = dev_id;
269 struct snvs_rtc_data *data = dev_get_drvdata(dev);
270 u32 lpsr;
271 u32 events = 0;
272
273 clk_enable(data->clk);
274
275 regmap_read(data->regmap, data->offset + SNVS_LPSR, &lpsr);
276
277 if (lpsr & SNVS_LPSR_LPTA) {
278 events |= (RTC_AF | RTC_IRQF);
279
280 /* RTC alarm should be one-shot */
281 snvs_rtc_alarm_irq_enable(dev, 0);
282
283 rtc_update_irq(data->rtc, 1, events);
284 }
285
286 /* clear interrupt status */
287 regmap_write(data->regmap, data->offset + SNVS_LPSR, lpsr);
288
289 clk_disable(data->clk);
290
291 return events ? IRQ_HANDLED : IRQ_NONE;
292}
293
294static const struct regmap_config snvs_rtc_config = {
295 .reg_bits = 32,
296 .val_bits = 32,
297 .reg_stride = 4,
298};
299
300static void snvs_rtc_action(void *data)
301{
302 clk_disable_unprepare(data);
303}
304
305static int snvs_rtc_probe(struct platform_device *pdev)
306{
307 struct snvs_rtc_data *data;
308 int ret;
309 void __iomem *mmio;
310
311 data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
312 if (!data)
313 return -ENOMEM;
314
315 data->rtc = devm_rtc_allocate_device(&pdev->dev);
316 if (IS_ERR(data->rtc))
317 return PTR_ERR(data->rtc);
318
319 data->regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, "regmap");
320
321 if (IS_ERR(data->regmap)) {
322 dev_warn(&pdev->dev, "snvs rtc: you use old dts file, please update it\n");
323
324 mmio = devm_platform_ioremap_resource(pdev, 0);
325 if (IS_ERR(mmio))
326 return PTR_ERR(mmio);
327
328 data->regmap = devm_regmap_init_mmio(&pdev->dev, mmio, &snvs_rtc_config);
329 } else {
330 data->offset = SNVS_LPREGISTER_OFFSET;
331 of_property_read_u32(pdev->dev.of_node, "offset", &data->offset);
332 }
333
334 if (IS_ERR(data->regmap)) {
335 dev_err(&pdev->dev, "Can't find snvs syscon\n");
336 return -ENODEV;
337 }
338
339 data->irq = platform_get_irq(pdev, 0);
340 if (data->irq < 0)
341 return data->irq;
342
343 data->clk = devm_clk_get(&pdev->dev, "snvs-rtc");
344 if (IS_ERR(data->clk)) {
345 data->clk = NULL;
346 } else {
347 ret = clk_prepare_enable(data->clk);
348 if (ret) {
349 dev_err(&pdev->dev,
350 "Could not prepare or enable the snvs clock\n");
351 return ret;
352 }
353 }
354
355 ret = devm_add_action_or_reset(&pdev->dev, snvs_rtc_action, data->clk);
356 if (ret)
357 return ret;
358
359 platform_set_drvdata(pdev, data);
360
361 /* Initialize glitch detect */
362 regmap_write(data->regmap, data->offset + SNVS_LPPGDR, SNVS_LPPGDR_INIT);
363
364 /* Clear interrupt status */
365 regmap_write(data->regmap, data->offset + SNVS_LPSR, 0xffffffff);
366
367 /* Enable RTC */
368 ret = snvs_rtc_enable(data, true);
369 if (ret) {
370 dev_err(&pdev->dev, "failed to enable rtc %d\n", ret);
371 return ret;
372 }
373
374 device_init_wakeup(&pdev->dev, true);
375 ret = dev_pm_set_wake_irq(&pdev->dev, data->irq);
376 if (ret)
377 dev_err(&pdev->dev, "failed to enable irq wake\n");
378
379 ret = devm_request_irq(&pdev->dev, data->irq, snvs_rtc_irq_handler,
380 IRQF_SHARED, "rtc alarm", &pdev->dev);
381 if (ret) {
382 dev_err(&pdev->dev, "failed to request irq %d: %d\n",
383 data->irq, ret);
384 return ret;
385 }
386
387 data->rtc->ops = &snvs_rtc_ops;
388 data->rtc->range_max = U32_MAX;
389
390 return devm_rtc_register_device(data->rtc);
391}
392
393static int __maybe_unused snvs_rtc_suspend_noirq(struct device *dev)
394{
395 struct snvs_rtc_data *data = dev_get_drvdata(dev);
396
397 clk_disable(data->clk);
398
399 return 0;
400}
401
402static int __maybe_unused snvs_rtc_resume_noirq(struct device *dev)
403{
404 struct snvs_rtc_data *data = dev_get_drvdata(dev);
405
406 if (data->clk)
407 return clk_enable(data->clk);
408
409 return 0;
410}
411
412static const struct dev_pm_ops snvs_rtc_pm_ops = {
413 SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(snvs_rtc_suspend_noirq, snvs_rtc_resume_noirq)
414};
415
416static const struct of_device_id snvs_dt_ids[] = {
417 { .compatible = "fsl,sec-v4.0-mon-rtc-lp", },
418 { /* sentinel */ }
419};
420MODULE_DEVICE_TABLE(of, snvs_dt_ids);
421
422static struct platform_driver snvs_rtc_driver = {
423 .driver = {
424 .name = "snvs_rtc",
425 .pm = &snvs_rtc_pm_ops,
426 .of_match_table = snvs_dt_ids,
427 },
428 .probe = snvs_rtc_probe,
429};
430module_platform_driver(snvs_rtc_driver);
431
432MODULE_AUTHOR("Freescale Semiconductor, Inc.");
433MODULE_DESCRIPTION("Freescale SNVS RTC Driver");
434MODULE_LICENSE("GPL");