Loading...
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef _ENTRY_H
3#define _ENTRY_H
4
5#include <linux/kernel.h>
6#include <linux/types.h>
7#include <linux/init.h>
8
9/* irq */
10void handler_irq(int irq, struct pt_regs *regs);
11
12#ifdef CONFIG_SPARC32
13/* traps */
14void do_hw_interrupt(struct pt_regs *regs, unsigned long type);
15void do_illegal_instruction(struct pt_regs *regs, unsigned long pc,
16 unsigned long npc, unsigned long psr);
17
18void do_priv_instruction(struct pt_regs *regs, unsigned long pc,
19 unsigned long npc, unsigned long psr);
20void do_memaccess_unaligned(struct pt_regs *regs, unsigned long pc,
21 unsigned long npc, unsigned long psr);
22void do_fpd_trap(struct pt_regs *regs, unsigned long pc,
23 unsigned long npc, unsigned long psr);
24void do_fpe_trap(struct pt_regs *regs, unsigned long pc,
25 unsigned long npc, unsigned long psr);
26void handle_tag_overflow(struct pt_regs *regs, unsigned long pc,
27 unsigned long npc, unsigned long psr);
28void handle_watchpoint(struct pt_regs *regs, unsigned long pc,
29 unsigned long npc, unsigned long psr);
30void handle_reg_access(struct pt_regs *regs, unsigned long pc,
31 unsigned long npc, unsigned long psr);
32void handle_cp_disabled(struct pt_regs *regs, unsigned long pc,
33 unsigned long npc, unsigned long psr);
34void handle_cp_exception(struct pt_regs *regs, unsigned long pc,
35 unsigned long npc, unsigned long psr);
36
37
38
39/* entry.S */
40void fpsave(unsigned long *fpregs, unsigned long *fsr,
41 void *fpqueue, unsigned long *fpqdepth);
42void fpload(unsigned long *fpregs, unsigned long *fsr);
43
44#else /* CONFIG_SPARC32 */
45
46#include <asm/trap_block.h>
47
48struct popc_3insn_patch_entry {
49 unsigned int addr;
50 unsigned int insns[3];
51};
52extern struct popc_3insn_patch_entry __popc_3insn_patch,
53 __popc_3insn_patch_end;
54
55struct popc_6insn_patch_entry {
56 unsigned int addr;
57 unsigned int insns[6];
58};
59extern struct popc_6insn_patch_entry __popc_6insn_patch,
60 __popc_6insn_patch_end;
61
62struct pause_patch_entry {
63 unsigned int addr;
64 unsigned int insns[3];
65};
66extern struct pause_patch_entry __pause_3insn_patch,
67 __pause_3insn_patch_end;
68
69void sun4v_patch_1insn_range(struct sun4v_1insn_patch_entry *,
70 struct sun4v_1insn_patch_entry *);
71void sun4v_patch_2insn_range(struct sun4v_2insn_patch_entry *,
72 struct sun4v_2insn_patch_entry *);
73void sun_m7_patch_2insn_range(struct sun4v_2insn_patch_entry *,
74 struct sun4v_2insn_patch_entry *);
75extern unsigned int dcache_parity_tl1_occurred;
76extern unsigned int icache_parity_tl1_occurred;
77
78asmlinkage void sparc_breakpoint(struct pt_regs *regs);
79void timer_interrupt(int irq, struct pt_regs *regs);
80
81void do_notify_resume(struct pt_regs *regs,
82 unsigned long orig_i0,
83 unsigned long thread_info_flags);
84
85asmlinkage int syscall_trace_enter(struct pt_regs *regs);
86asmlinkage void syscall_trace_leave(struct pt_regs *regs);
87
88void bad_trap_tl1(struct pt_regs *regs, long lvl);
89
90void do_fpieee(struct pt_regs *regs);
91void do_fpother(struct pt_regs *regs);
92void do_tof(struct pt_regs *regs);
93void do_div0(struct pt_regs *regs);
94void do_illegal_instruction(struct pt_regs *regs);
95void mem_address_unaligned(struct pt_regs *regs,
96 unsigned long sfar,
97 unsigned long sfsr);
98void sun4v_do_mna(struct pt_regs *regs,
99 unsigned long addr,
100 unsigned long type_ctx);
101void do_privop(struct pt_regs *regs);
102void do_privact(struct pt_regs *regs);
103void do_cee(struct pt_regs *regs);
104void do_div0_tl1(struct pt_regs *regs);
105void do_fpieee_tl1(struct pt_regs *regs);
106void do_fpother_tl1(struct pt_regs *regs);
107void do_ill_tl1(struct pt_regs *regs);
108void do_irq_tl1(struct pt_regs *regs);
109void do_lddfmna_tl1(struct pt_regs *regs);
110void do_stdfmna_tl1(struct pt_regs *regs);
111void do_paw(struct pt_regs *regs);
112void do_paw_tl1(struct pt_regs *regs);
113void do_vaw(struct pt_regs *regs);
114void do_vaw_tl1(struct pt_regs *regs);
115void do_tof_tl1(struct pt_regs *regs);
116void do_getpsr(struct pt_regs *regs);
117
118void spitfire_insn_access_exception(struct pt_regs *regs,
119 unsigned long sfsr,
120 unsigned long sfar);
121void spitfire_insn_access_exception_tl1(struct pt_regs *regs,
122 unsigned long sfsr,
123 unsigned long sfar);
124void spitfire_data_access_exception(struct pt_regs *regs,
125 unsigned long sfsr,
126 unsigned long sfar);
127void spitfire_data_access_exception_tl1(struct pt_regs *regs,
128 unsigned long sfsr,
129 unsigned long sfar);
130void spitfire_access_error(struct pt_regs *regs,
131 unsigned long status_encoded,
132 unsigned long afar);
133
134void cheetah_fecc_handler(struct pt_regs *regs,
135 unsigned long afsr,
136 unsigned long afar);
137void cheetah_cee_handler(struct pt_regs *regs,
138 unsigned long afsr,
139 unsigned long afar);
140void cheetah_deferred_handler(struct pt_regs *regs,
141 unsigned long afsr,
142 unsigned long afar);
143void cheetah_plus_parity_error(int type, struct pt_regs *regs);
144
145void sun4v_insn_access_exception(struct pt_regs *regs,
146 unsigned long addr,
147 unsigned long type_ctx);
148void sun4v_insn_access_exception_tl1(struct pt_regs *regs,
149 unsigned long addr,
150 unsigned long type_ctx);
151void sun4v_data_access_exception(struct pt_regs *regs,
152 unsigned long addr,
153 unsigned long type_ctx);
154void sun4v_data_access_exception_tl1(struct pt_regs *regs,
155 unsigned long addr,
156 unsigned long type_ctx);
157void sun4v_resum_error(struct pt_regs *regs,
158 unsigned long offset);
159void sun4v_resum_overflow(struct pt_regs *regs);
160void sun4v_nonresum_error(struct pt_regs *regs,
161 unsigned long offset);
162void sun4v_nonresum_overflow(struct pt_regs *regs);
163void sun4v_mem_corrupt_detect_precise(struct pt_regs *regs,
164 unsigned long addr,
165 unsigned long context);
166
167extern unsigned long sun4v_err_itlb_vaddr;
168extern unsigned long sun4v_err_itlb_ctx;
169extern unsigned long sun4v_err_itlb_pte;
170extern unsigned long sun4v_err_itlb_error;
171
172void sun4v_itlb_error_report(struct pt_regs *regs, int tl);
173
174extern unsigned long sun4v_err_dtlb_vaddr;
175extern unsigned long sun4v_err_dtlb_ctx;
176extern unsigned long sun4v_err_dtlb_pte;
177extern unsigned long sun4v_err_dtlb_error;
178
179void sun4v_dtlb_error_report(struct pt_regs *regs, int tl);
180void hypervisor_tlbop_error(unsigned long err,
181 unsigned long op);
182void hypervisor_tlbop_error_xcall(unsigned long err,
183 unsigned long op);
184
185/* WARNING: The error trap handlers in assembly know the precise
186 * layout of the following structure.
187 *
188 * C-level handlers in traps.c use this information to log the
189 * error and then determine how to recover (if possible).
190 */
191struct cheetah_err_info {
192/*0x00*/u64 afsr;
193/*0x08*/u64 afar;
194
195 /* D-cache state */
196/*0x10*/u64 dcache_data[4]; /* The actual data */
197/*0x30*/u64 dcache_index; /* D-cache index */
198/*0x38*/u64 dcache_tag; /* D-cache tag/valid */
199/*0x40*/u64 dcache_utag; /* D-cache microtag */
200/*0x48*/u64 dcache_stag; /* D-cache snooptag */
201
202 /* I-cache state */
203/*0x50*/u64 icache_data[8]; /* The actual insns + predecode */
204/*0x90*/u64 icache_index; /* I-cache index */
205/*0x98*/u64 icache_tag; /* I-cache phys tag */
206/*0xa0*/u64 icache_utag; /* I-cache microtag */
207/*0xa8*/u64 icache_stag; /* I-cache snooptag */
208/*0xb0*/u64 icache_upper; /* I-cache upper-tag */
209/*0xb8*/u64 icache_lower; /* I-cache lower-tag */
210
211 /* E-cache state */
212/*0xc0*/u64 ecache_data[4]; /* 32 bytes from staging registers */
213/*0xe0*/u64 ecache_index; /* E-cache index */
214/*0xe8*/u64 ecache_tag; /* E-cache tag/state */
215
216/*0xf0*/u64 __pad[32 - 30];
217};
218#define CHAFSR_INVALID ((u64)-1L)
219
220/* This is allocated at boot time based upon the largest hardware
221 * cpu ID in the system. We allocate two entries per cpu, one for
222 * TL==0 logging and one for TL >= 1 logging.
223 */
224extern struct cheetah_err_info *cheetah_error_log;
225
226/* UPA nodes send interrupt packet to UltraSparc with first data reg
227 * value low 5 (7 on Starfire) bits holding the IRQ identifier being
228 * delivered. We must translate this into a non-vector IRQ so we can
229 * set the softint on this cpu.
230 *
231 * To make processing these packets efficient and race free we use
232 * an array of irq buckets below. The interrupt vector handler in
233 * entry.S feeds incoming packets into per-cpu pil-indexed lists.
234 *
235 * If you make changes to ino_bucket, please update hand coded assembler
236 * of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
237 */
238struct ino_bucket {
239/*0x00*/unsigned long __irq_chain_pa;
240
241 /* Interrupt number assigned to this INO. */
242/*0x08*/unsigned int __irq;
243/*0x0c*/unsigned int __pad;
244};
245
246extern struct ino_bucket *ivector_table;
247extern unsigned long ivector_table_pa;
248
249void init_irqwork_curcpu(void);
250void sun4v_register_mondo_queues(int this_cpu);
251
252#endif /* CONFIG_SPARC32 */
253#endif /* _ENTRY_H */
1#ifndef _ENTRY_H
2#define _ENTRY_H
3
4#include <linux/kernel.h>
5#include <linux/types.h>
6#include <linux/init.h>
7
8/* irq */
9void handler_irq(int irq, struct pt_regs *regs);
10
11#ifdef CONFIG_SPARC32
12/* traps */
13void do_hw_interrupt(struct pt_regs *regs, unsigned long type);
14void do_illegal_instruction(struct pt_regs *regs, unsigned long pc,
15 unsigned long npc, unsigned long psr);
16
17void do_priv_instruction(struct pt_regs *regs, unsigned long pc,
18 unsigned long npc, unsigned long psr);
19void do_memaccess_unaligned(struct pt_regs *regs, unsigned long pc,
20 unsigned long npc, unsigned long psr);
21void do_fpd_trap(struct pt_regs *regs, unsigned long pc,
22 unsigned long npc, unsigned long psr);
23void do_fpe_trap(struct pt_regs *regs, unsigned long pc,
24 unsigned long npc, unsigned long psr);
25void handle_tag_overflow(struct pt_regs *regs, unsigned long pc,
26 unsigned long npc, unsigned long psr);
27void handle_watchpoint(struct pt_regs *regs, unsigned long pc,
28 unsigned long npc, unsigned long psr);
29void handle_reg_access(struct pt_regs *regs, unsigned long pc,
30 unsigned long npc, unsigned long psr);
31void handle_cp_disabled(struct pt_regs *regs, unsigned long pc,
32 unsigned long npc, unsigned long psr);
33void handle_cp_exception(struct pt_regs *regs, unsigned long pc,
34 unsigned long npc, unsigned long psr);
35
36
37
38/* entry.S */
39void fpsave(unsigned long *fpregs, unsigned long *fsr,
40 void *fpqueue, unsigned long *fpqdepth);
41void fpload(unsigned long *fpregs, unsigned long *fsr);
42
43#else /* CONFIG_SPARC32 */
44
45#include <asm/trap_block.h>
46
47struct popc_3insn_patch_entry {
48 unsigned int addr;
49 unsigned int insns[3];
50};
51extern struct popc_3insn_patch_entry __popc_3insn_patch,
52 __popc_3insn_patch_end;
53
54struct popc_6insn_patch_entry {
55 unsigned int addr;
56 unsigned int insns[6];
57};
58extern struct popc_6insn_patch_entry __popc_6insn_patch,
59 __popc_6insn_patch_end;
60
61struct pause_patch_entry {
62 unsigned int addr;
63 unsigned int insns[3];
64};
65extern struct pause_patch_entry __pause_3insn_patch,
66 __pause_3insn_patch_end;
67
68void sun4v_patch_1insn_range(struct sun4v_1insn_patch_entry *,
69 struct sun4v_1insn_patch_entry *);
70void sun4v_patch_2insn_range(struct sun4v_2insn_patch_entry *,
71 struct sun4v_2insn_patch_entry *);
72void sun_m7_patch_2insn_range(struct sun4v_2insn_patch_entry *,
73 struct sun4v_2insn_patch_entry *);
74extern unsigned int dcache_parity_tl1_occurred;
75extern unsigned int icache_parity_tl1_occurred;
76
77asmlinkage void sparc_breakpoint(struct pt_regs *regs);
78void timer_interrupt(int irq, struct pt_regs *regs);
79
80void do_notify_resume(struct pt_regs *regs,
81 unsigned long orig_i0,
82 unsigned long thread_info_flags);
83
84asmlinkage int syscall_trace_enter(struct pt_regs *regs);
85asmlinkage void syscall_trace_leave(struct pt_regs *regs);
86
87void bad_trap_tl1(struct pt_regs *regs, long lvl);
88
89void do_fpieee(struct pt_regs *regs);
90void do_fpother(struct pt_regs *regs);
91void do_tof(struct pt_regs *regs);
92void do_div0(struct pt_regs *regs);
93void do_illegal_instruction(struct pt_regs *regs);
94void mem_address_unaligned(struct pt_regs *regs,
95 unsigned long sfar,
96 unsigned long sfsr);
97void sun4v_do_mna(struct pt_regs *regs,
98 unsigned long addr,
99 unsigned long type_ctx);
100void do_privop(struct pt_regs *regs);
101void do_privact(struct pt_regs *regs);
102void do_cee(struct pt_regs *regs);
103void do_div0_tl1(struct pt_regs *regs);
104void do_fpieee_tl1(struct pt_regs *regs);
105void do_fpother_tl1(struct pt_regs *regs);
106void do_ill_tl1(struct pt_regs *regs);
107void do_irq_tl1(struct pt_regs *regs);
108void do_lddfmna_tl1(struct pt_regs *regs);
109void do_stdfmna_tl1(struct pt_regs *regs);
110void do_paw(struct pt_regs *regs);
111void do_paw_tl1(struct pt_regs *regs);
112void do_vaw(struct pt_regs *regs);
113void do_vaw_tl1(struct pt_regs *regs);
114void do_tof_tl1(struct pt_regs *regs);
115void do_getpsr(struct pt_regs *regs);
116
117void spitfire_insn_access_exception(struct pt_regs *regs,
118 unsigned long sfsr,
119 unsigned long sfar);
120void spitfire_insn_access_exception_tl1(struct pt_regs *regs,
121 unsigned long sfsr,
122 unsigned long sfar);
123void spitfire_data_access_exception(struct pt_regs *regs,
124 unsigned long sfsr,
125 unsigned long sfar);
126void spitfire_data_access_exception_tl1(struct pt_regs *regs,
127 unsigned long sfsr,
128 unsigned long sfar);
129void spitfire_access_error(struct pt_regs *regs,
130 unsigned long status_encoded,
131 unsigned long afar);
132
133void cheetah_fecc_handler(struct pt_regs *regs,
134 unsigned long afsr,
135 unsigned long afar);
136void cheetah_cee_handler(struct pt_regs *regs,
137 unsigned long afsr,
138 unsigned long afar);
139void cheetah_deferred_handler(struct pt_regs *regs,
140 unsigned long afsr,
141 unsigned long afar);
142void cheetah_plus_parity_error(int type, struct pt_regs *regs);
143
144void sun4v_insn_access_exception(struct pt_regs *regs,
145 unsigned long addr,
146 unsigned long type_ctx);
147void sun4v_insn_access_exception_tl1(struct pt_regs *regs,
148 unsigned long addr,
149 unsigned long type_ctx);
150void sun4v_data_access_exception(struct pt_regs *regs,
151 unsigned long addr,
152 unsigned long type_ctx);
153void sun4v_data_access_exception_tl1(struct pt_regs *regs,
154 unsigned long addr,
155 unsigned long type_ctx);
156void sun4v_resum_error(struct pt_regs *regs,
157 unsigned long offset);
158void sun4v_resum_overflow(struct pt_regs *regs);
159void sun4v_nonresum_error(struct pt_regs *regs,
160 unsigned long offset);
161void sun4v_nonresum_overflow(struct pt_regs *regs);
162
163extern unsigned long sun4v_err_itlb_vaddr;
164extern unsigned long sun4v_err_itlb_ctx;
165extern unsigned long sun4v_err_itlb_pte;
166extern unsigned long sun4v_err_itlb_error;
167
168void sun4v_itlb_error_report(struct pt_regs *regs, int tl);
169
170extern unsigned long sun4v_err_dtlb_vaddr;
171extern unsigned long sun4v_err_dtlb_ctx;
172extern unsigned long sun4v_err_dtlb_pte;
173extern unsigned long sun4v_err_dtlb_error;
174
175void sun4v_dtlb_error_report(struct pt_regs *regs, int tl);
176void hypervisor_tlbop_error(unsigned long err,
177 unsigned long op);
178void hypervisor_tlbop_error_xcall(unsigned long err,
179 unsigned long op);
180
181/* WARNING: The error trap handlers in assembly know the precise
182 * layout of the following structure.
183 *
184 * C-level handlers in traps.c use this information to log the
185 * error and then determine how to recover (if possible).
186 */
187struct cheetah_err_info {
188/*0x00*/u64 afsr;
189/*0x08*/u64 afar;
190
191 /* D-cache state */
192/*0x10*/u64 dcache_data[4]; /* The actual data */
193/*0x30*/u64 dcache_index; /* D-cache index */
194/*0x38*/u64 dcache_tag; /* D-cache tag/valid */
195/*0x40*/u64 dcache_utag; /* D-cache microtag */
196/*0x48*/u64 dcache_stag; /* D-cache snooptag */
197
198 /* I-cache state */
199/*0x50*/u64 icache_data[8]; /* The actual insns + predecode */
200/*0x90*/u64 icache_index; /* I-cache index */
201/*0x98*/u64 icache_tag; /* I-cache phys tag */
202/*0xa0*/u64 icache_utag; /* I-cache microtag */
203/*0xa8*/u64 icache_stag; /* I-cache snooptag */
204/*0xb0*/u64 icache_upper; /* I-cache upper-tag */
205/*0xb8*/u64 icache_lower; /* I-cache lower-tag */
206
207 /* E-cache state */
208/*0xc0*/u64 ecache_data[4]; /* 32 bytes from staging registers */
209/*0xe0*/u64 ecache_index; /* E-cache index */
210/*0xe8*/u64 ecache_tag; /* E-cache tag/state */
211
212/*0xf0*/u64 __pad[32 - 30];
213};
214#define CHAFSR_INVALID ((u64)-1L)
215
216/* This is allocated at boot time based upon the largest hardware
217 * cpu ID in the system. We allocate two entries per cpu, one for
218 * TL==0 logging and one for TL >= 1 logging.
219 */
220extern struct cheetah_err_info *cheetah_error_log;
221
222/* UPA nodes send interrupt packet to UltraSparc with first data reg
223 * value low 5 (7 on Starfire) bits holding the IRQ identifier being
224 * delivered. We must translate this into a non-vector IRQ so we can
225 * set the softint on this cpu.
226 *
227 * To make processing these packets efficient and race free we use
228 * an array of irq buckets below. The interrupt vector handler in
229 * entry.S feeds incoming packets into per-cpu pil-indexed lists.
230 *
231 * If you make changes to ino_bucket, please update hand coded assembler
232 * of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
233 */
234struct ino_bucket {
235/*0x00*/unsigned long __irq_chain_pa;
236
237 /* Interrupt number assigned to this INO. */
238/*0x08*/unsigned int __irq;
239/*0x0c*/unsigned int __pad;
240};
241
242extern struct ino_bucket *ivector_table;
243extern unsigned long ivector_table_pa;
244
245void init_irqwork_curcpu(void);
246void sun4v_register_mondo_queues(int this_cpu);
247
248#endif /* CONFIG_SPARC32 */
249#endif /* _ENTRY_H */