Loading...
1/*
2 * Driver for Broadcom 63xx SOCs integrated PHYs
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * as published by the Free Software Foundation; either version
7 * 2 of the License, or (at your option) any later version.
8 */
9#include "bcm-phy-lib.h"
10#include <linux/module.h>
11#include <linux/phy.h>
12
13#define MII_BCM63XX_IR 0x1a /* interrupt register */
14#define MII_BCM63XX_IR_EN 0x4000 /* global interrupt enable */
15#define MII_BCM63XX_IR_DUPLEX 0x0800 /* duplex changed */
16#define MII_BCM63XX_IR_SPEED 0x0400 /* speed changed */
17#define MII_BCM63XX_IR_LINK 0x0200 /* link changed */
18#define MII_BCM63XX_IR_GMASK 0x0100 /* global interrupt mask */
19
20MODULE_DESCRIPTION("Broadcom 63xx internal PHY driver");
21MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
22MODULE_LICENSE("GPL");
23
24static int bcm63xx_config_intr(struct phy_device *phydev)
25{
26 int reg, err;
27
28 reg = phy_read(phydev, MII_BCM63XX_IR);
29 if (reg < 0)
30 return reg;
31
32 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
33 reg &= ~MII_BCM63XX_IR_GMASK;
34 else
35 reg |= MII_BCM63XX_IR_GMASK;
36
37 err = phy_write(phydev, MII_BCM63XX_IR, reg);
38 return err;
39}
40
41static int bcm63xx_config_init(struct phy_device *phydev)
42{
43 int reg, err;
44
45 reg = phy_read(phydev, MII_BCM63XX_IR);
46 if (reg < 0)
47 return reg;
48
49 /* Mask interrupts globally. */
50 reg |= MII_BCM63XX_IR_GMASK;
51 err = phy_write(phydev, MII_BCM63XX_IR, reg);
52 if (err < 0)
53 return err;
54
55 /* Unmask events we are interested in */
56 reg = ~(MII_BCM63XX_IR_DUPLEX |
57 MII_BCM63XX_IR_SPEED |
58 MII_BCM63XX_IR_LINK) |
59 MII_BCM63XX_IR_EN;
60 return phy_write(phydev, MII_BCM63XX_IR, reg);
61}
62
63static struct phy_driver bcm63xx_driver[] = {
64{
65 .phy_id = 0x00406000,
66 .phy_id_mask = 0xfffffc00,
67 .name = "Broadcom BCM63XX (1)",
68 /* ASYM_PAUSE bit is marked RO in datasheet, so don't cheat */
69 .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause),
70 .flags = PHY_HAS_INTERRUPT | PHY_IS_INTERNAL,
71 .config_init = bcm63xx_config_init,
72 .ack_interrupt = bcm_phy_ack_intr,
73 .config_intr = bcm63xx_config_intr,
74}, {
75 /* same phy as above, with just a different OUI */
76 .phy_id = 0x002bdc00,
77 .phy_id_mask = 0xfffffc00,
78 .name = "Broadcom BCM63XX (2)",
79 .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause),
80 .flags = PHY_HAS_INTERRUPT | PHY_IS_INTERNAL,
81 .config_init = bcm63xx_config_init,
82 .ack_interrupt = bcm_phy_ack_intr,
83 .config_intr = bcm63xx_config_intr,
84} };
85
86module_phy_driver(bcm63xx_driver);
87
88static struct mdio_device_id __maybe_unused bcm63xx_tbl[] = {
89 { 0x00406000, 0xfffffc00 },
90 { 0x002bdc00, 0xfffffc00 },
91 { }
92};
93
94MODULE_DEVICE_TABLE(mdio, bcm63xx_tbl);
1/*
2 * Driver for Broadcom 63xx SOCs integrated PHYs
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * as published by the Free Software Foundation; either version
7 * 2 of the License, or (at your option) any later version.
8 */
9#include "bcm-phy-lib.h"
10#include <linux/module.h>
11#include <linux/phy.h>
12
13#define MII_BCM63XX_IR 0x1a /* interrupt register */
14#define MII_BCM63XX_IR_EN 0x4000 /* global interrupt enable */
15#define MII_BCM63XX_IR_DUPLEX 0x0800 /* duplex changed */
16#define MII_BCM63XX_IR_SPEED 0x0400 /* speed changed */
17#define MII_BCM63XX_IR_LINK 0x0200 /* link changed */
18#define MII_BCM63XX_IR_GMASK 0x0100 /* global interrupt mask */
19
20MODULE_DESCRIPTION("Broadcom 63xx internal PHY driver");
21MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
22MODULE_LICENSE("GPL");
23
24static int bcm63xx_config_init(struct phy_device *phydev)
25{
26 int reg, err;
27
28 reg = phy_read(phydev, MII_BCM63XX_IR);
29 if (reg < 0)
30 return reg;
31
32 /* Mask interrupts globally. */
33 reg |= MII_BCM63XX_IR_GMASK;
34 err = phy_write(phydev, MII_BCM63XX_IR, reg);
35 if (err < 0)
36 return err;
37
38 /* Unmask events we are interested in */
39 reg = ~(MII_BCM63XX_IR_DUPLEX |
40 MII_BCM63XX_IR_SPEED |
41 MII_BCM63XX_IR_LINK) |
42 MII_BCM63XX_IR_EN;
43 return phy_write(phydev, MII_BCM63XX_IR, reg);
44}
45
46static struct phy_driver bcm63xx_driver[] = {
47{
48 .phy_id = 0x00406000,
49 .phy_id_mask = 0xfffffc00,
50 .name = "Broadcom BCM63XX (1)",
51 /* ASYM_PAUSE bit is marked RO in datasheet, so don't cheat */
52 .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause),
53 .flags = PHY_HAS_INTERRUPT | PHY_IS_INTERNAL,
54 .config_init = bcm63xx_config_init,
55 .config_aneg = genphy_config_aneg,
56 .read_status = genphy_read_status,
57 .ack_interrupt = bcm_phy_ack_intr,
58 .config_intr = bcm_phy_config_intr,
59}, {
60 /* same phy as above, with just a different OUI */
61 .phy_id = 0x002bdc00,
62 .phy_id_mask = 0xfffffc00,
63 .name = "Broadcom BCM63XX (2)",
64 .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause),
65 .flags = PHY_HAS_INTERRUPT | PHY_IS_INTERNAL,
66 .config_init = bcm63xx_config_init,
67 .config_aneg = genphy_config_aneg,
68 .read_status = genphy_read_status,
69 .ack_interrupt = bcm_phy_ack_intr,
70 .config_intr = bcm_phy_config_intr,
71} };
72
73module_phy_driver(bcm63xx_driver);
74
75static struct mdio_device_id __maybe_unused bcm63xx_tbl[] = {
76 { 0x00406000, 0xfffffc00 },
77 { 0x002bdc00, 0xfffffc00 },
78 { }
79};
80
81MODULE_DEVICE_TABLE(mdio, bcm63xx_tbl);