Linux Audio

Check our new training course

Linux debugging, profiling, tracing and performance analysis training

Mar 24-27, 2025, special US time zones
Register
Loading...
v4.17
 1// SPDX-License-Identifier: GPL-2.0
 2/*
 3 * Samsung's Exynos3250 based ARTIK5 evaluation board device tree source
 4 *
 5 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 6 *		http://www.samsung.com
 7 *
 8 * Device tree source file for Samsung's ARTIK5 evaluation board
 9 * which is based on Samsung Exynos3250 SoC.
 
 
 
 
10 */
11
12/dts-v1/;
13#include "exynos3250-artik5.dtsi"
14
15/ {
16	model = "Samsung ARTIK5 evaluation board";
17	compatible = "samsung,artik5-eval", "samsung,artik5",
18			"samsung,exynos3250", "samsung,exynos3";
19};
20
21&mshc_2 {
 
22	cap-sd-highspeed;
23	disable-wp;
24	vqmmc-supply = <&ldo3_reg>;
25	card-detect-delay = <200>;
26	clock-frequency = <100000000>;
27	max-frequency = <100000000>;
28	samsung,dw-mshc-ciu-div = <1>;
29	samsung,dw-mshc-sdr-timing = <0 1>;
30	samsung,dw-mshc-ddr-timing = <1 2>;
31	pinctrl-names = "default";
32	pinctrl-0 = <&sd2_cmd &sd2_clk &sd2_cd &sd2_bus1 &sd2_bus4>;
33	bus-width = <4>;
34	status = "okay";
35};
36
37&serial_2 {
38	status = "okay";
39};
v4.10.11
 
 1/*
 2 * Samsung's Exynos3250 based ARTIK5 evaluation board device tree source
 3 *
 4 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 5 *		http://www.samsung.com
 6 *
 7 * Device tree source file for Samsung's ARTIK5 evaluation board
 8 * which is based on Samsung Exynos3250 SoC.
 9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15/dts-v1/;
16#include "exynos3250-artik5.dtsi"
17
18/ {
19	model = "Samsung ARTIK5 evaluation board";
20	compatible = "samsung,artik5-eval", "samsung,artik5",
21			"samsung,exynos3250", "samsung,exynos3";
22};
23
24&mshc_2 {
25	num-slots = <1>;
26	cap-sd-highspeed;
27	disable-wp;
28	vqmmc-supply = <&ldo3_reg>;
29	card-detect-delay = <200>;
30	clock-frequency = <100000000>;
31	max-frequency = <100000000>;
32	samsung,dw-mshc-ciu-div = <1>;
33	samsung,dw-mshc-sdr-timing = <0 1>;
34	samsung,dw-mshc-ddr-timing = <1 2>;
35	pinctrl-names = "default";
36	pinctrl-0 = <&sd2_cmd &sd2_clk &sd2_cd &sd2_bus1 &sd2_bus4>;
37	bus-width = <4>;
38	status = "okay";
39};
40
41&serial_2 {
42	status = "okay";
43};