Loading...
1// SPDX-License-Identifier: GPL-2.0
2#include <linux/threads.h>
3#include <linux/cpumask.h>
4#include <linux/string.h>
5#include <linux/kernel.h>
6#include <linux/ctype.h>
7#include <linux/dmar.h>
8
9#include <asm/smp.h>
10#include <asm/ipi.h>
11#include "x2apic.h"
12
13int x2apic_phys;
14
15static struct apic apic_x2apic_phys;
16
17static int __init set_x2apic_phys_mode(char *arg)
18{
19 x2apic_phys = 1;
20 return 0;
21}
22early_param("x2apic_phys", set_x2apic_phys_mode);
23
24static bool x2apic_fadt_phys(void)
25{
26#ifdef CONFIG_ACPI
27 if ((acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID) &&
28 (acpi_gbl_FADT.flags & ACPI_FADT_APIC_PHYSICAL)) {
29 printk(KERN_DEBUG "System requires x2apic physical mode\n");
30 return true;
31 }
32#endif
33 return false;
34}
35
36static int x2apic_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
37{
38 return x2apic_enabled() && (x2apic_phys || x2apic_fadt_phys());
39}
40
41static void x2apic_send_IPI(int cpu, int vector)
42{
43 u32 dest = per_cpu(x86_cpu_to_apicid, cpu);
44
45 x2apic_wrmsr_fence();
46 __x2apic_send_IPI_dest(dest, vector, APIC_DEST_PHYSICAL);
47}
48
49static void
50__x2apic_send_IPI_mask(const struct cpumask *mask, int vector, int apic_dest)
51{
52 unsigned long query_cpu;
53 unsigned long this_cpu;
54 unsigned long flags;
55
56 x2apic_wrmsr_fence();
57
58 local_irq_save(flags);
59
60 this_cpu = smp_processor_id();
61 for_each_cpu(query_cpu, mask) {
62 if (apic_dest == APIC_DEST_ALLBUT && this_cpu == query_cpu)
63 continue;
64 __x2apic_send_IPI_dest(per_cpu(x86_cpu_to_apicid, query_cpu),
65 vector, APIC_DEST_PHYSICAL);
66 }
67 local_irq_restore(flags);
68}
69
70static void x2apic_send_IPI_mask(const struct cpumask *mask, int vector)
71{
72 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLINC);
73}
74
75static void
76 x2apic_send_IPI_mask_allbutself(const struct cpumask *mask, int vector)
77{
78 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLBUT);
79}
80
81static void x2apic_send_IPI_allbutself(int vector)
82{
83 __x2apic_send_IPI_mask(cpu_online_mask, vector, APIC_DEST_ALLBUT);
84}
85
86static void x2apic_send_IPI_all(int vector)
87{
88 __x2apic_send_IPI_mask(cpu_online_mask, vector, APIC_DEST_ALLINC);
89}
90
91static void init_x2apic_ldr(void)
92{
93}
94
95static int x2apic_phys_probe(void)
96{
97 if (x2apic_mode && (x2apic_phys || x2apic_fadt_phys()))
98 return 1;
99
100 return apic == &apic_x2apic_phys;
101}
102
103/* Common x2apic functions, also used by x2apic_cluster */
104int x2apic_apic_id_valid(u32 apicid)
105{
106 return 1;
107}
108
109int x2apic_apic_id_registered(void)
110{
111 return 1;
112}
113
114void __x2apic_send_IPI_dest(unsigned int apicid, int vector, unsigned int dest)
115{
116 unsigned long cfg = __prepare_ICR(0, vector, dest);
117 native_x2apic_icr_write(cfg, apicid);
118}
119
120unsigned int x2apic_get_apic_id(unsigned long id)
121{
122 return id;
123}
124
125u32 x2apic_set_apic_id(unsigned int id)
126{
127 return id;
128}
129
130int x2apic_phys_pkg_id(int initial_apicid, int index_msb)
131{
132 return initial_apicid >> index_msb;
133}
134
135void x2apic_send_IPI_self(int vector)
136{
137 apic_write(APIC_SELF_IPI, vector);
138}
139
140static struct apic apic_x2apic_phys __ro_after_init = {
141
142 .name = "physical x2apic",
143 .probe = x2apic_phys_probe,
144 .acpi_madt_oem_check = x2apic_acpi_madt_oem_check,
145 .apic_id_valid = x2apic_apic_id_valid,
146 .apic_id_registered = x2apic_apic_id_registered,
147
148 .irq_delivery_mode = dest_Fixed,
149 .irq_dest_mode = 0, /* physical */
150
151 .disable_esr = 0,
152 .dest_logical = 0,
153 .check_apicid_used = NULL,
154
155 .init_apic_ldr = init_x2apic_ldr,
156
157 .ioapic_phys_id_map = NULL,
158 .setup_apic_routing = NULL,
159 .cpu_present_to_apicid = default_cpu_present_to_apicid,
160 .apicid_to_cpu_present = NULL,
161 .check_phys_apicid_present = default_check_phys_apicid_present,
162 .phys_pkg_id = x2apic_phys_pkg_id,
163
164 .get_apic_id = x2apic_get_apic_id,
165 .set_apic_id = x2apic_set_apic_id,
166
167 .calc_dest_apicid = apic_default_calc_apicid,
168
169 .send_IPI = x2apic_send_IPI,
170 .send_IPI_mask = x2apic_send_IPI_mask,
171 .send_IPI_mask_allbutself = x2apic_send_IPI_mask_allbutself,
172 .send_IPI_allbutself = x2apic_send_IPI_allbutself,
173 .send_IPI_all = x2apic_send_IPI_all,
174 .send_IPI_self = x2apic_send_IPI_self,
175
176 .inquire_remote_apic = NULL,
177
178 .read = native_apic_msr_read,
179 .write = native_apic_msr_write,
180 .eoi_write = native_apic_msr_eoi_write,
181 .icr_read = native_x2apic_icr_read,
182 .icr_write = native_x2apic_icr_write,
183 .wait_icr_idle = native_x2apic_wait_icr_idle,
184 .safe_wait_icr_idle = native_safe_x2apic_wait_icr_idle,
185};
186
187apic_driver(apic_x2apic_phys);
1#include <linux/threads.h>
2#include <linux/cpumask.h>
3#include <linux/string.h>
4#include <linux/kernel.h>
5#include <linux/ctype.h>
6#include <linux/init.h>
7#include <linux/dmar.h>
8
9#include <asm/smp.h>
10#include <asm/x2apic.h>
11
12int x2apic_phys;
13
14static struct apic apic_x2apic_phys;
15
16static int set_x2apic_phys_mode(char *arg)
17{
18 x2apic_phys = 1;
19 return 0;
20}
21early_param("x2apic_phys", set_x2apic_phys_mode);
22
23static int x2apic_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
24{
25 if (x2apic_phys)
26 return x2apic_enabled();
27 else if ((acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID) &&
28 (acpi_gbl_FADT.flags & ACPI_FADT_APIC_PHYSICAL) &&
29 x2apic_enabled()) {
30 printk(KERN_DEBUG "System requires x2apic physical mode\n");
31 return 1;
32 }
33 else
34 return 0;
35}
36
37static void
38__x2apic_send_IPI_mask(const struct cpumask *mask, int vector, int apic_dest)
39{
40 unsigned long query_cpu;
41 unsigned long this_cpu;
42 unsigned long flags;
43
44 x2apic_wrmsr_fence();
45
46 local_irq_save(flags);
47
48 this_cpu = smp_processor_id();
49 for_each_cpu(query_cpu, mask) {
50 if (apic_dest == APIC_DEST_ALLBUT && this_cpu == query_cpu)
51 continue;
52 __x2apic_send_IPI_dest(per_cpu(x86_cpu_to_apicid, query_cpu),
53 vector, APIC_DEST_PHYSICAL);
54 }
55 local_irq_restore(flags);
56}
57
58static void x2apic_send_IPI_mask(const struct cpumask *mask, int vector)
59{
60 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLINC);
61}
62
63static void
64 x2apic_send_IPI_mask_allbutself(const struct cpumask *mask, int vector)
65{
66 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLBUT);
67}
68
69static void x2apic_send_IPI_allbutself(int vector)
70{
71 __x2apic_send_IPI_mask(cpu_online_mask, vector, APIC_DEST_ALLBUT);
72}
73
74static void x2apic_send_IPI_all(int vector)
75{
76 __x2apic_send_IPI_mask(cpu_online_mask, vector, APIC_DEST_ALLINC);
77}
78
79static unsigned int x2apic_cpu_mask_to_apicid(const struct cpumask *cpumask)
80{
81 /*
82 * We're using fixed IRQ delivery, can only return one phys APIC ID.
83 * May as well be the first.
84 */
85 int cpu = cpumask_first(cpumask);
86
87 if ((unsigned)cpu < nr_cpu_ids)
88 return per_cpu(x86_cpu_to_apicid, cpu);
89 else
90 return BAD_APICID;
91}
92
93static unsigned int
94x2apic_cpu_mask_to_apicid_and(const struct cpumask *cpumask,
95 const struct cpumask *andmask)
96{
97 int cpu;
98
99 /*
100 * We're using fixed IRQ delivery, can only return one phys APIC ID.
101 * May as well be the first.
102 */
103 for_each_cpu_and(cpu, cpumask, andmask) {
104 if (cpumask_test_cpu(cpu, cpu_online_mask))
105 break;
106 }
107
108 return per_cpu(x86_cpu_to_apicid, cpu);
109}
110
111static void init_x2apic_ldr(void)
112{
113}
114
115static int x2apic_phys_probe(void)
116{
117 if (x2apic_mode && x2apic_phys)
118 return 1;
119
120 return apic == &apic_x2apic_phys;
121}
122
123static struct apic apic_x2apic_phys = {
124
125 .name = "physical x2apic",
126 .probe = x2apic_phys_probe,
127 .acpi_madt_oem_check = x2apic_acpi_madt_oem_check,
128 .apic_id_valid = x2apic_apic_id_valid,
129 .apic_id_registered = x2apic_apic_id_registered,
130
131 .irq_delivery_mode = dest_Fixed,
132 .irq_dest_mode = 0, /* physical */
133
134 .target_cpus = x2apic_target_cpus,
135 .disable_esr = 0,
136 .dest_logical = 0,
137 .check_apicid_used = NULL,
138 .check_apicid_present = NULL,
139
140 .vector_allocation_domain = x2apic_vector_allocation_domain,
141 .init_apic_ldr = init_x2apic_ldr,
142
143 .ioapic_phys_id_map = NULL,
144 .setup_apic_routing = NULL,
145 .multi_timer_check = NULL,
146 .cpu_present_to_apicid = default_cpu_present_to_apicid,
147 .apicid_to_cpu_present = NULL,
148 .setup_portio_remap = NULL,
149 .check_phys_apicid_present = default_check_phys_apicid_present,
150 .enable_apic_mode = NULL,
151 .phys_pkg_id = x2apic_phys_pkg_id,
152 .mps_oem_check = NULL,
153
154 .get_apic_id = x2apic_get_apic_id,
155 .set_apic_id = x2apic_set_apic_id,
156 .apic_id_mask = 0xFFFFFFFFu,
157
158 .cpu_mask_to_apicid = x2apic_cpu_mask_to_apicid,
159 .cpu_mask_to_apicid_and = x2apic_cpu_mask_to_apicid_and,
160
161 .send_IPI_mask = x2apic_send_IPI_mask,
162 .send_IPI_mask_allbutself = x2apic_send_IPI_mask_allbutself,
163 .send_IPI_allbutself = x2apic_send_IPI_allbutself,
164 .send_IPI_all = x2apic_send_IPI_all,
165 .send_IPI_self = x2apic_send_IPI_self,
166
167 .trampoline_phys_low = DEFAULT_TRAMPOLINE_PHYS_LOW,
168 .trampoline_phys_high = DEFAULT_TRAMPOLINE_PHYS_HIGH,
169 .wait_for_init_deassert = NULL,
170 .smp_callin_clear_local_apic = NULL,
171 .inquire_remote_apic = NULL,
172
173 .read = native_apic_msr_read,
174 .write = native_apic_msr_write,
175 .eoi_write = native_apic_msr_eoi_write,
176 .icr_read = native_x2apic_icr_read,
177 .icr_write = native_x2apic_icr_write,
178 .wait_icr_idle = native_x2apic_wait_icr_idle,
179 .safe_wait_icr_idle = native_safe_x2apic_wait_icr_idle,
180};
181
182apic_driver(apic_x2apic_phys);