Linux Audio

Check our new training course

Loading...
v4.17
  1/*
  2 * arch/arm/mach-ep93xx/vision_ep9307.c
  3 * Vision Engraving Systems EP9307 SoM support.
  4 *
  5 * Copyright (C) 2008-2011 Vision Engraving Systems
  6 * H Hartley Sweeten <hsweeten@visionengravers.com>
  7 *
  8 * This program is free software; you can redistribute it and/or modify
  9 * it under the terms of the GNU General Public License as published by
 10 * the Free Software Foundation; either version 2 of the License, or (at
 11 * your option) any later version.
 12 */
 13
 14#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
 15
 16#include <linux/kernel.h>
 17#include <linux/init.h>
 18#include <linux/platform_device.h>
 19#include <linux/irq.h>
 20#include <linux/gpio.h>
 21#include <linux/fb.h>
 22#include <linux/io.h>
 23#include <linux/mtd/partitions.h>
 24#include <linux/i2c.h>
 
 25#include <linux/platform_data/pca953x.h>
 26#include <linux/spi/spi.h>
 27#include <linux/spi/flash.h>
 28#include <linux/spi/mmc_spi.h>
 29#include <linux/mmc/host.h>
 30
 31#include <sound/cs4271.h>
 32
 33#include <mach/hardware.h>
 34#include <linux/platform_data/video-ep93xx.h>
 35#include <linux/platform_data/spi-ep93xx.h>
 36#include <mach/gpio-ep93xx.h>
 37
 38#include <asm/mach-types.h>
 39#include <asm/mach/map.h>
 40#include <asm/mach/arch.h>
 41
 42#include "soc.h"
 43
 44/*************************************************************************
 45 * Static I/O mappings for the FPGA
 46 *************************************************************************/
 47#define VISION_PHYS_BASE	EP93XX_CS7_PHYS_BASE
 48#define VISION_VIRT_BASE	0xfebff000
 49
 50static struct map_desc vision_io_desc[] __initdata = {
 51	{
 52		.virtual	= VISION_VIRT_BASE,
 53		.pfn		= __phys_to_pfn(VISION_PHYS_BASE),
 54		.length		= SZ_4K,
 55		.type		= MT_DEVICE,
 56	},
 57};
 58
 59static void __init vision_map_io(void)
 60{
 61	ep93xx_map_io();
 62
 63	iotable_init(vision_io_desc, ARRAY_SIZE(vision_io_desc));
 64}
 65
 66/*************************************************************************
 67 * Ethernet
 68 *************************************************************************/
 69static struct ep93xx_eth_data vision_eth_data __initdata = {
 70	.phy_id		= 1,
 71};
 72
 73/*************************************************************************
 74 * Framebuffer
 75 *************************************************************************/
 76#define VISION_LCD_ENABLE	EP93XX_GPIO_LINE_EGPIO1
 77
 78static int vision_lcd_setup(struct platform_device *pdev)
 79{
 80	int err;
 81
 82	err = gpio_request_one(VISION_LCD_ENABLE, GPIOF_INIT_HIGH,
 83				dev_name(&pdev->dev));
 84	if (err)
 85		return err;
 86
 87	ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_RAS |
 88				 EP93XX_SYSCON_DEVCFG_RASONP3 |
 89				 EP93XX_SYSCON_DEVCFG_EXVC);
 90
 91	return 0;
 92}
 93
 94static void vision_lcd_teardown(struct platform_device *pdev)
 95{
 96	gpio_free(VISION_LCD_ENABLE);
 97}
 98
 99static void vision_lcd_blank(int blank_mode, struct fb_info *info)
100{
101	if (blank_mode)
102		gpio_set_value(VISION_LCD_ENABLE, 0);
103	else
104		gpio_set_value(VISION_LCD_ENABLE, 1);
105}
106
107static struct ep93xxfb_mach_info ep93xxfb_info __initdata = {
 
 
108	.flags		= EP93XXFB_USE_SDCSN0 | EP93XXFB_PCLK_FALLING,
109	.setup		= vision_lcd_setup,
110	.teardown	= vision_lcd_teardown,
111	.blank		= vision_lcd_blank,
112};
113
114
115/*************************************************************************
116 * GPIO Expanders
117 *************************************************************************/
118#define PCA9539_74_GPIO_BASE	(EP93XX_GPIO_LINE_MAX + 1)
119#define PCA9539_75_GPIO_BASE	(PCA9539_74_GPIO_BASE + 16)
120#define PCA9539_76_GPIO_BASE	(PCA9539_75_GPIO_BASE + 16)
121#define PCA9539_77_GPIO_BASE	(PCA9539_76_GPIO_BASE + 16)
122
123static struct pca953x_platform_data pca953x_74_gpio_data = {
124	.gpio_base	= PCA9539_74_GPIO_BASE,
125	.irq_base	= EP93XX_BOARD_IRQ(0),
126};
127
128static struct pca953x_platform_data pca953x_75_gpio_data = {
129	.gpio_base	= PCA9539_75_GPIO_BASE,
130	.irq_base	= -1,
131};
132
133static struct pca953x_platform_data pca953x_76_gpio_data = {
134	.gpio_base	= PCA9539_76_GPIO_BASE,
135	.irq_base	= -1,
136};
137
138static struct pca953x_platform_data pca953x_77_gpio_data = {
139	.gpio_base	= PCA9539_77_GPIO_BASE,
140	.irq_base	= -1,
141};
142
143/*************************************************************************
144 * I2C Bus
145 *************************************************************************/
 
 
 
 
146
147static struct i2c_board_info vision_i2c_info[] __initdata = {
148	{
149		I2C_BOARD_INFO("isl1208", 0x6f),
150		.irq		= IRQ_EP93XX_EXT1,
151	}, {
152		I2C_BOARD_INFO("pca9539", 0x74),
153		.platform_data	= &pca953x_74_gpio_data,
154	}, {
155		I2C_BOARD_INFO("pca9539", 0x75),
156		.platform_data	= &pca953x_75_gpio_data,
157	}, {
158		I2C_BOARD_INFO("pca9539", 0x76),
159		.platform_data	= &pca953x_76_gpio_data,
160	}, {
161		I2C_BOARD_INFO("pca9539", 0x77),
162		.platform_data	= &pca953x_77_gpio_data,
163	},
164};
165
166/*************************************************************************
167 * SPI CS4271 Audio Codec
168 *************************************************************************/
169static struct cs4271_platform_data vision_cs4271_data = {
170	.gpio_nreset	= EP93XX_GPIO_LINE_H(2),
171};
172
173/*************************************************************************
174 * SPI Flash
175 *************************************************************************/
 
 
176static struct mtd_partition vision_spi_flash_partitions[] = {
177	{
178		.name	= "SPI bootstrap",
179		.offset	= 0,
180		.size	= SZ_4K,
181	}, {
182		.name	= "Bootstrap config",
183		.offset	= MTDPART_OFS_APPEND,
184		.size	= SZ_4K,
185	}, {
186		.name	= "System config",
187		.offset	= MTDPART_OFS_APPEND,
188		.size	= MTDPART_SIZ_FULL,
189	},
190};
191
192static struct flash_platform_data vision_spi_flash_data = {
193	.name		= "SPI Flash",
194	.parts		= vision_spi_flash_partitions,
195	.nr_parts	= ARRAY_SIZE(vision_spi_flash_partitions),
196};
197
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
198/*************************************************************************
199 * SPI SD/MMC host
200 *************************************************************************/
 
 
 
 
201static struct mmc_spi_platform_data vision_spi_mmc_data = {
202	.detect_delay	= 100,
203	.powerup_msecs	= 100,
204	.ocr_mask	= MMC_VDD_32_33 | MMC_VDD_33_34,
205	.flags		= MMC_SPI_USE_CD_GPIO | MMC_SPI_USE_RO_GPIO,
206	.cd_gpio	= EP93XX_GPIO_LINE_EGPIO15,
207	.cd_debounce	= 1,
208	.ro_gpio	= EP93XX_GPIO_LINE_F(0),
209	.caps2		= MMC_CAP2_RO_ACTIVE_HIGH,
210};
211
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
212/*************************************************************************
213 * SPI Bus
214 *************************************************************************/
215static struct spi_board_info vision_spi_board_info[] __initdata = {
216	{
217		.modalias		= "cs4271",
218		.platform_data		= &vision_cs4271_data,
219		.max_speed_hz		= 6000000,
220		.bus_num		= 0,
221		.chip_select		= 0,
222		.mode			= SPI_MODE_3,
223	}, {
224		.modalias		= "sst25l",
225		.platform_data		= &vision_spi_flash_data,
 
226		.max_speed_hz		= 20000000,
227		.bus_num		= 0,
228		.chip_select		= 1,
229		.mode			= SPI_MODE_3,
230	}, {
231		.modalias		= "mmc_spi",
232		.platform_data		= &vision_spi_mmc_data,
 
233		.max_speed_hz		= 20000000,
234		.bus_num		= 0,
235		.chip_select		= 2,
236		.mode			= SPI_MODE_3,
237	},
238};
239
240static int vision_spi_chipselects[] __initdata = {
241	EP93XX_GPIO_LINE_EGPIO6,
242	EP93XX_GPIO_LINE_EGPIO7,
243	EP93XX_GPIO_LINE_G(2),
244};
245
246static struct ep93xx_spi_info vision_spi_master __initdata = {
247	.chipselect	= vision_spi_chipselects,
248	.num_chipselect	= ARRAY_SIZE(vision_spi_chipselects),
249	.use_dma	= 1,
250};
251
252/*************************************************************************
253 * I2S Audio
254 *************************************************************************/
255static struct platform_device vision_audio_device = {
256	.name		= "edb93xx-audio",
257	.id		= -1,
258};
259
260static void __init vision_register_i2s(void)
261{
262	ep93xx_register_i2s();
263	platform_device_register(&vision_audio_device);
264}
265
266/*************************************************************************
267 * Machine Initialization
268 *************************************************************************/
269static void __init vision_init_machine(void)
270{
271	ep93xx_init_devices();
272	ep93xx_register_flash(2, EP93XX_CS6_PHYS_BASE, SZ_64M);
273	ep93xx_register_eth(&vision_eth_data, 1);
274	ep93xx_register_fb(&ep93xxfb_info);
275	ep93xx_register_pwm(1, 0);
276
277	/*
278	 * Request the gpio expander's interrupt gpio line now to prevent
279	 * the kernel from doing a WARN in gpiolib:gpio_ensure_requested().
280	 */
281	if (gpio_request_one(EP93XX_GPIO_LINE_F(7), GPIOF_DIR_IN,
282				"pca9539:74"))
283		pr_warn("cannot request interrupt gpio for pca9539:74\n");
284
285	vision_i2c_info[1].irq = gpio_to_irq(EP93XX_GPIO_LINE_F(7));
286
287	ep93xx_register_i2c(vision_i2c_info,
288				ARRAY_SIZE(vision_i2c_info));
289	ep93xx_register_spi(&vision_spi_master, vision_spi_board_info,
290				ARRAY_SIZE(vision_spi_board_info));
291	vision_register_i2s();
292}
293
294MACHINE_START(VISION_EP9307, "Vision Engraving Systems EP9307")
295	/* Maintainer: H Hartley Sweeten <hsweeten@visionengravers.com> */
296	.atag_offset	= 0x100,
297	.map_io		= vision_map_io,
298	.init_irq	= ep93xx_init_irq,
299	.init_time	= ep93xx_timer_init,
300	.init_machine	= vision_init_machine,
301	.init_late	= ep93xx_init_late,
302	.restart	= ep93xx_restart,
303MACHINE_END
v3.15
  1/*
  2 * arch/arm/mach-ep93xx/vision_ep9307.c
  3 * Vision Engraving Systems EP9307 SoM support.
  4 *
  5 * Copyright (C) 2008-2011 Vision Engraving Systems
  6 * H Hartley Sweeten <hsweeten@visionengravers.com>
  7 *
  8 * This program is free software; you can redistribute it and/or modify
  9 * it under the terms of the GNU General Public License as published by
 10 * the Free Software Foundation; either version 2 of the License, or (at
 11 * your option) any later version.
 12 */
 13
 14#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
 15
 16#include <linux/kernel.h>
 17#include <linux/init.h>
 18#include <linux/platform_device.h>
 19#include <linux/irq.h>
 20#include <linux/gpio.h>
 21#include <linux/fb.h>
 22#include <linux/io.h>
 23#include <linux/mtd/partitions.h>
 24#include <linux/i2c.h>
 25#include <linux/i2c-gpio.h>
 26#include <linux/platform_data/pca953x.h>
 27#include <linux/spi/spi.h>
 28#include <linux/spi/flash.h>
 29#include <linux/spi/mmc_spi.h>
 30#include <linux/mmc/host.h>
 31
 
 
 32#include <mach/hardware.h>
 33#include <linux/platform_data/video-ep93xx.h>
 34#include <linux/platform_data/spi-ep93xx.h>
 35#include <mach/gpio-ep93xx.h>
 36
 37#include <asm/mach-types.h>
 38#include <asm/mach/map.h>
 39#include <asm/mach/arch.h>
 40
 41#include "soc.h"
 42
 43/*************************************************************************
 44 * Static I/O mappings for the FPGA
 45 *************************************************************************/
 46#define VISION_PHYS_BASE	EP93XX_CS7_PHYS_BASE
 47#define VISION_VIRT_BASE	0xfebff000
 48
 49static struct map_desc vision_io_desc[] __initdata = {
 50	{
 51		.virtual	= VISION_VIRT_BASE,
 52		.pfn		= __phys_to_pfn(VISION_PHYS_BASE),
 53		.length		= SZ_4K,
 54		.type		= MT_DEVICE,
 55	},
 56};
 57
 58static void __init vision_map_io(void)
 59{
 60	ep93xx_map_io();
 61
 62	iotable_init(vision_io_desc, ARRAY_SIZE(vision_io_desc));
 63}
 64
 65/*************************************************************************
 66 * Ethernet
 67 *************************************************************************/
 68static struct ep93xx_eth_data vision_eth_data __initdata = {
 69	.phy_id		= 1,
 70};
 71
 72/*************************************************************************
 73 * Framebuffer
 74 *************************************************************************/
 75#define VISION_LCD_ENABLE	EP93XX_GPIO_LINE_EGPIO1
 76
 77static int vision_lcd_setup(struct platform_device *pdev)
 78{
 79	int err;
 80
 81	err = gpio_request_one(VISION_LCD_ENABLE, GPIOF_INIT_HIGH,
 82				dev_name(&pdev->dev));
 83	if (err)
 84		return err;
 85
 86	ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_RAS |
 87				 EP93XX_SYSCON_DEVCFG_RASONP3 |
 88				 EP93XX_SYSCON_DEVCFG_EXVC);
 89
 90	return 0;
 91}
 92
 93static void vision_lcd_teardown(struct platform_device *pdev)
 94{
 95	gpio_free(VISION_LCD_ENABLE);
 96}
 97
 98static void vision_lcd_blank(int blank_mode, struct fb_info *info)
 99{
100	if (blank_mode)
101		gpio_set_value(VISION_LCD_ENABLE, 0);
102	else
103		gpio_set_value(VISION_LCD_ENABLE, 1);
104}
105
106static struct ep93xxfb_mach_info ep93xxfb_info __initdata = {
107	.num_modes	= EP93XXFB_USE_MODEDB,
108	.bpp		= 16,
109	.flags		= EP93XXFB_USE_SDCSN0 | EP93XXFB_PCLK_FALLING,
110	.setup		= vision_lcd_setup,
111	.teardown	= vision_lcd_teardown,
112	.blank		= vision_lcd_blank,
113};
114
115
116/*************************************************************************
117 * GPIO Expanders
118 *************************************************************************/
119#define PCA9539_74_GPIO_BASE	(EP93XX_GPIO_LINE_MAX + 1)
120#define PCA9539_75_GPIO_BASE	(PCA9539_74_GPIO_BASE + 16)
121#define PCA9539_76_GPIO_BASE	(PCA9539_75_GPIO_BASE + 16)
122#define PCA9539_77_GPIO_BASE	(PCA9539_76_GPIO_BASE + 16)
123
124static struct pca953x_platform_data pca953x_74_gpio_data = {
125	.gpio_base	= PCA9539_74_GPIO_BASE,
126	.irq_base	= EP93XX_BOARD_IRQ(0),
127};
128
129static struct pca953x_platform_data pca953x_75_gpio_data = {
130	.gpio_base	= PCA9539_75_GPIO_BASE,
131	.irq_base	= -1,
132};
133
134static struct pca953x_platform_data pca953x_76_gpio_data = {
135	.gpio_base	= PCA9539_76_GPIO_BASE,
136	.irq_base	= -1,
137};
138
139static struct pca953x_platform_data pca953x_77_gpio_data = {
140	.gpio_base	= PCA9539_77_GPIO_BASE,
141	.irq_base	= -1,
142};
143
144/*************************************************************************
145 * I2C Bus
146 *************************************************************************/
147static struct i2c_gpio_platform_data vision_i2c_gpio_data __initdata = {
148	.sda_pin		= EP93XX_GPIO_LINE_EEDAT,
149	.scl_pin		= EP93XX_GPIO_LINE_EECLK,
150};
151
152static struct i2c_board_info vision_i2c_info[] __initdata = {
153	{
154		I2C_BOARD_INFO("isl1208", 0x6f),
155		.irq		= IRQ_EP93XX_EXT1,
156	}, {
157		I2C_BOARD_INFO("pca9539", 0x74),
158		.platform_data	= &pca953x_74_gpio_data,
159	}, {
160		I2C_BOARD_INFO("pca9539", 0x75),
161		.platform_data	= &pca953x_75_gpio_data,
162	}, {
163		I2C_BOARD_INFO("pca9539", 0x76),
164		.platform_data	= &pca953x_76_gpio_data,
165	}, {
166		I2C_BOARD_INFO("pca9539", 0x77),
167		.platform_data	= &pca953x_77_gpio_data,
168	},
169};
170
171/*************************************************************************
 
 
 
 
 
 
 
172 * SPI Flash
173 *************************************************************************/
174#define VISION_SPI_FLASH_CS	EP93XX_GPIO_LINE_EGPIO7
175
176static struct mtd_partition vision_spi_flash_partitions[] = {
177	{
178		.name	= "SPI bootstrap",
179		.offset	= 0,
180		.size	= SZ_4K,
181	}, {
182		.name	= "Bootstrap config",
183		.offset	= MTDPART_OFS_APPEND,
184		.size	= SZ_4K,
185	}, {
186		.name	= "System config",
187		.offset	= MTDPART_OFS_APPEND,
188		.size	= MTDPART_SIZ_FULL,
189	},
190};
191
192static struct flash_platform_data vision_spi_flash_data = {
193	.name		= "SPI Flash",
194	.parts		= vision_spi_flash_partitions,
195	.nr_parts	= ARRAY_SIZE(vision_spi_flash_partitions),
196};
197
198static int vision_spi_flash_hw_setup(struct spi_device *spi)
199{
200	return gpio_request_one(VISION_SPI_FLASH_CS, GPIOF_INIT_HIGH,
201				spi->modalias);
202}
203
204static void vision_spi_flash_hw_cleanup(struct spi_device *spi)
205{
206	gpio_free(VISION_SPI_FLASH_CS);
207}
208
209static void vision_spi_flash_hw_cs_control(struct spi_device *spi, int value)
210{
211	gpio_set_value(VISION_SPI_FLASH_CS, value);
212}
213
214static struct ep93xx_spi_chip_ops vision_spi_flash_hw = {
215	.setup		= vision_spi_flash_hw_setup,
216	.cleanup	= vision_spi_flash_hw_cleanup,
217	.cs_control	= vision_spi_flash_hw_cs_control,
218};
219
220/*************************************************************************
221 * SPI SD/MMC host
222 *************************************************************************/
223#define VISION_SPI_MMC_CS	EP93XX_GPIO_LINE_G(2)
224#define VISION_SPI_MMC_WP	EP93XX_GPIO_LINE_F(0)
225#define VISION_SPI_MMC_CD	EP93XX_GPIO_LINE_EGPIO15
226
227static struct mmc_spi_platform_data vision_spi_mmc_data = {
228	.detect_delay	= 100,
229	.powerup_msecs	= 100,
230	.ocr_mask	= MMC_VDD_32_33 | MMC_VDD_33_34,
231	.flags		= MMC_SPI_USE_CD_GPIO | MMC_SPI_USE_RO_GPIO,
232	.cd_gpio	= VISION_SPI_MMC_CD,
233	.cd_debounce	= 1,
234	.ro_gpio	= VISION_SPI_MMC_WP,
235	.caps2		= MMC_CAP2_RO_ACTIVE_HIGH,
236};
237
238static int vision_spi_mmc_hw_setup(struct spi_device *spi)
239{
240	return gpio_request_one(VISION_SPI_MMC_CS, GPIOF_INIT_HIGH,
241				spi->modalias);
242}
243
244static void vision_spi_mmc_hw_cleanup(struct spi_device *spi)
245{
246	gpio_free(VISION_SPI_MMC_CS);
247}
248
249static void vision_spi_mmc_hw_cs_control(struct spi_device *spi, int value)
250{
251	gpio_set_value(VISION_SPI_MMC_CS, value);
252}
253
254static struct ep93xx_spi_chip_ops vision_spi_mmc_hw = {
255	.setup		= vision_spi_mmc_hw_setup,
256	.cleanup	= vision_spi_mmc_hw_cleanup,
257	.cs_control	= vision_spi_mmc_hw_cs_control,
258};
259
260/*************************************************************************
261 * SPI Bus
262 *************************************************************************/
263static struct spi_board_info vision_spi_board_info[] __initdata = {
264	{
 
 
 
 
 
 
 
265		.modalias		= "sst25l",
266		.platform_data		= &vision_spi_flash_data,
267		.controller_data	= &vision_spi_flash_hw,
268		.max_speed_hz		= 20000000,
269		.bus_num		= 0,
270		.chip_select		= 0,
271		.mode			= SPI_MODE_3,
272	}, {
273		.modalias		= "mmc_spi",
274		.platform_data		= &vision_spi_mmc_data,
275		.controller_data	= &vision_spi_mmc_hw,
276		.max_speed_hz		= 20000000,
277		.bus_num		= 0,
278		.chip_select		= 1,
279		.mode			= SPI_MODE_3,
280	},
281};
282
 
 
 
 
 
 
283static struct ep93xx_spi_info vision_spi_master __initdata = {
284	.num_chipselect		= ARRAY_SIZE(vision_spi_board_info),
 
 
285};
286
287/*************************************************************************
 
 
 
 
 
 
 
 
 
 
 
 
 
 
288 * Machine Initialization
289 *************************************************************************/
290static void __init vision_init_machine(void)
291{
292	ep93xx_init_devices();
293	ep93xx_register_flash(2, EP93XX_CS6_PHYS_BASE, SZ_64M);
294	ep93xx_register_eth(&vision_eth_data, 1);
295	ep93xx_register_fb(&ep93xxfb_info);
296	ep93xx_register_pwm(1, 0);
297
298	/*
299	 * Request the gpio expander's interrupt gpio line now to prevent
300	 * the kernel from doing a WARN in gpiolib:gpio_ensure_requested().
301	 */
302	if (gpio_request_one(EP93XX_GPIO_LINE_F(7), GPIOF_DIR_IN,
303				"pca9539:74"))
304		pr_warn("cannot request interrupt gpio for pca9539:74\n");
305
306	vision_i2c_info[1].irq = gpio_to_irq(EP93XX_GPIO_LINE_F(7));
307
308	ep93xx_register_i2c(&vision_i2c_gpio_data, vision_i2c_info,
309				ARRAY_SIZE(vision_i2c_info));
310	ep93xx_register_spi(&vision_spi_master, vision_spi_board_info,
311				ARRAY_SIZE(vision_spi_board_info));
 
312}
313
314MACHINE_START(VISION_EP9307, "Vision Engraving Systems EP9307")
315	/* Maintainer: H Hartley Sweeten <hsweeten@visionengravers.com> */
316	.atag_offset	= 0x100,
317	.map_io		= vision_map_io,
318	.init_irq	= ep93xx_init_irq,
319	.init_time	= ep93xx_timer_init,
320	.init_machine	= vision_init_machine,
321	.init_late	= ep93xx_init_late,
322	.restart	= ep93xx_restart,
323MACHINE_END