Loading...
1/*
2 * Device Tree Source for AM33XX SoC
3 *
4 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
11#include <dt-bindings/gpio/gpio.h>
12#include <dt-bindings/pinctrl/am33xx.h>
13#include <dt-bindings/clock/am3.h>
14
15/ {
16 compatible = "ti,am33xx";
17 interrupt-parent = <&intc>;
18 #address-cells = <1>;
19 #size-cells = <1>;
20 chosen { };
21
22 aliases {
23 i2c0 = &i2c0;
24 i2c1 = &i2c1;
25 i2c2 = &i2c2;
26 serial0 = &uart0;
27 serial1 = &uart1;
28 serial2 = &uart2;
29 serial3 = &uart3;
30 serial4 = &uart4;
31 serial5 = &uart5;
32 d_can0 = &dcan0;
33 d_can1 = &dcan1;
34 usb0 = &usb0;
35 usb1 = &usb1;
36 phy0 = &usb0_phy;
37 phy1 = &usb1_phy;
38 ethernet0 = &cpsw_emac0;
39 ethernet1 = &cpsw_emac1;
40 spi0 = &spi0;
41 spi1 = &spi1;
42 };
43
44 cpus {
45 #address-cells = <1>;
46 #size-cells = <0>;
47 cpu@0 {
48 compatible = "arm,cortex-a8";
49 device_type = "cpu";
50 reg = <0>;
51
52 operating-points-v2 = <&cpu0_opp_table>;
53
54 clocks = <&dpll_mpu_ck>;
55 clock-names = "cpu";
56
57 clock-latency = <300000>; /* From omap-cpufreq driver */
58 };
59 };
60
61 cpu0_opp_table: opp-table {
62 compatible = "operating-points-v2-ti-cpu";
63 syscon = <&scm_conf>;
64
65 /*
66 * The three following nodes are marked with opp-suspend
67 * because the can not be enabled simultaneously on a
68 * single SoC.
69 */
70 opp50-300000000 {
71 opp-hz = /bits/ 64 <300000000>;
72 opp-microvolt = <950000 931000 969000>;
73 opp-supported-hw = <0x06 0x0010>;
74 opp-suspend;
75 };
76
77 opp100-275000000 {
78 opp-hz = /bits/ 64 <275000000>;
79 opp-microvolt = <1100000 1078000 1122000>;
80 opp-supported-hw = <0x01 0x00FF>;
81 opp-suspend;
82 };
83
84 opp100-300000000 {
85 opp-hz = /bits/ 64 <300000000>;
86 opp-microvolt = <1100000 1078000 1122000>;
87 opp-supported-hw = <0x06 0x0020>;
88 opp-suspend;
89 };
90
91 opp100-500000000 {
92 opp-hz = /bits/ 64 <500000000>;
93 opp-microvolt = <1100000 1078000 1122000>;
94 opp-supported-hw = <0x01 0xFFFF>;
95 };
96
97 opp100-600000000 {
98 opp-hz = /bits/ 64 <600000000>;
99 opp-microvolt = <1100000 1078000 1122000>;
100 opp-supported-hw = <0x06 0x0040>;
101 };
102
103 opp120-600000000 {
104 opp-hz = /bits/ 64 <600000000>;
105 opp-microvolt = <1200000 1176000 1224000>;
106 opp-supported-hw = <0x01 0xFFFF>;
107 };
108
109 opp120-720000000 {
110 opp-hz = /bits/ 64 <720000000>;
111 opp-microvolt = <1200000 1176000 1224000>;
112 opp-supported-hw = <0x06 0x0080>;
113 };
114
115 oppturbo-720000000 {
116 opp-hz = /bits/ 64 <720000000>;
117 opp-microvolt = <1260000 1234800 1285200>;
118 opp-supported-hw = <0x01 0xFFFF>;
119 };
120
121 oppturbo-800000000 {
122 opp-hz = /bits/ 64 <800000000>;
123 opp-microvolt = <1260000 1234800 1285200>;
124 opp-supported-hw = <0x06 0x0100>;
125 };
126
127 oppnitro-1000000000 {
128 opp-hz = /bits/ 64 <1000000000>;
129 opp-microvolt = <1325000 1298500 1351500>;
130 opp-supported-hw = <0x04 0x0200>;
131 };
132 };
133
134 pmu@4b000000 {
135 compatible = "arm,cortex-a8-pmu";
136 interrupts = <3>;
137 reg = <0x4b000000 0x1000000>;
138 ti,hwmods = "debugss";
139 };
140
141 /*
142 * The soc node represents the soc top level view. It is used for IPs
143 * that are not memory mapped in the MPU view or for the MPU itself.
144 */
145 soc {
146 compatible = "ti,omap-infra";
147 mpu {
148 compatible = "ti,omap3-mpu";
149 ti,hwmods = "mpu";
150 pm-sram = <&pm_sram_code
151 &pm_sram_data>;
152 };
153 };
154
155 /*
156 * XXX: Use a flat representation of the AM33XX interconnect.
157 * The real AM33XX interconnect network is quite complex. Since
158 * it will not bring real advantage to represent that in DT
159 * for the moment, just use a fake OCP bus entry to represent
160 * the whole bus hierarchy.
161 */
162 ocp {
163 compatible = "simple-bus";
164 #address-cells = <1>;
165 #size-cells = <1>;
166 ranges;
167 ti,hwmods = "l3_main";
168
169 l4_wkup: l4_wkup@44c00000 {
170 compatible = "ti,am3-l4-wkup", "simple-bus";
171 #address-cells = <1>;
172 #size-cells = <1>;
173 ranges = <0 0x44c00000 0x280000>;
174
175 wkup_m3: wkup_m3@100000 {
176 compatible = "ti,am3352-wkup-m3";
177 reg = <0x100000 0x4000>,
178 <0x180000 0x2000>;
179 reg-names = "umem", "dmem";
180 ti,hwmods = "wkup_m3";
181 ti,pm-firmware = "am335x-pm-firmware.elf";
182 };
183
184 prcm: prcm@200000 {
185 compatible = "ti,am3-prcm", "simple-bus";
186 reg = <0x200000 0x4000>;
187 #address-cells = <1>;
188 #size-cells = <1>;
189 ranges = <0 0x200000 0x4000>;
190
191 prcm_clocks: clocks {
192 #address-cells = <1>;
193 #size-cells = <0>;
194 };
195
196 prcm_clockdomains: clockdomains {
197 };
198 };
199
200 scm: scm@210000 {
201 compatible = "ti,am3-scm", "simple-bus";
202 reg = <0x210000 0x2000>;
203 #address-cells = <1>;
204 #size-cells = <1>;
205 #pinctrl-cells = <1>;
206 ranges = <0 0x210000 0x2000>;
207
208 am33xx_pinmux: pinmux@800 {
209 compatible = "pinctrl-single";
210 reg = <0x800 0x238>;
211 #address-cells = <1>;
212 #size-cells = <0>;
213 #pinctrl-cells = <1>;
214 pinctrl-single,register-width = <32>;
215 pinctrl-single,function-mask = <0x7f>;
216 };
217
218 scm_conf: scm_conf@0 {
219 compatible = "syscon", "simple-bus";
220 reg = <0x0 0x800>;
221 #address-cells = <1>;
222 #size-cells = <1>;
223 ranges = <0 0 0x800>;
224
225 scm_clocks: clocks {
226 #address-cells = <1>;
227 #size-cells = <0>;
228 };
229 };
230
231 wkup_m3_ipc: wkup_m3_ipc@1324 {
232 compatible = "ti,am3352-wkup-m3-ipc";
233 reg = <0x1324 0x24>;
234 interrupts = <78>;
235 ti,rproc = <&wkup_m3>;
236 mboxes = <&mailbox &mbox_wkupm3>;
237 };
238
239 edma_xbar: dma-router@f90 {
240 compatible = "ti,am335x-edma-crossbar";
241 reg = <0xf90 0x40>;
242 #dma-cells = <3>;
243 dma-requests = <32>;
244 dma-masters = <&edma>;
245 };
246
247 scm_clockdomains: clockdomains {
248 };
249 };
250 };
251
252 intc: interrupt-controller@48200000 {
253 compatible = "ti,am33xx-intc";
254 interrupt-controller;
255 #interrupt-cells = <1>;
256 reg = <0x48200000 0x1000>;
257 };
258
259 edma: edma@49000000 {
260 compatible = "ti,edma3-tpcc";
261 ti,hwmods = "tpcc";
262 reg = <0x49000000 0x10000>;
263 reg-names = "edma3_cc";
264 interrupts = <12 13 14>;
265 interrupt-names = "edma3_ccint", "edma3_mperr",
266 "edma3_ccerrint";
267 dma-requests = <64>;
268 #dma-cells = <2>;
269
270 ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
271 <&edma_tptc2 0>;
272
273 ti,edma-memcpy-channels = <20 21>;
274 };
275
276 edma_tptc0: tptc@49800000 {
277 compatible = "ti,edma3-tptc";
278 ti,hwmods = "tptc0";
279 reg = <0x49800000 0x100000>;
280 interrupts = <112>;
281 interrupt-names = "edma3_tcerrint";
282 };
283
284 edma_tptc1: tptc@49900000 {
285 compatible = "ti,edma3-tptc";
286 ti,hwmods = "tptc1";
287 reg = <0x49900000 0x100000>;
288 interrupts = <113>;
289 interrupt-names = "edma3_tcerrint";
290 };
291
292 edma_tptc2: tptc@49a00000 {
293 compatible = "ti,edma3-tptc";
294 ti,hwmods = "tptc2";
295 reg = <0x49a00000 0x100000>;
296 interrupts = <114>;
297 interrupt-names = "edma3_tcerrint";
298 };
299
300 gpio0: gpio@44e07000 {
301 compatible = "ti,omap4-gpio";
302 ti,hwmods = "gpio1";
303 gpio-controller;
304 #gpio-cells = <2>;
305 interrupt-controller;
306 #interrupt-cells = <2>;
307 reg = <0x44e07000 0x1000>;
308 interrupts = <96>;
309 };
310
311 gpio1: gpio@4804c000 {
312 compatible = "ti,omap4-gpio";
313 ti,hwmods = "gpio2";
314 gpio-controller;
315 #gpio-cells = <2>;
316 interrupt-controller;
317 #interrupt-cells = <2>;
318 reg = <0x4804c000 0x1000>;
319 interrupts = <98>;
320 };
321
322 gpio2: gpio@481ac000 {
323 compatible = "ti,omap4-gpio";
324 ti,hwmods = "gpio3";
325 gpio-controller;
326 #gpio-cells = <2>;
327 interrupt-controller;
328 #interrupt-cells = <2>;
329 reg = <0x481ac000 0x1000>;
330 interrupts = <32>;
331 };
332
333 gpio3: gpio@481ae000 {
334 compatible = "ti,omap4-gpio";
335 ti,hwmods = "gpio4";
336 gpio-controller;
337 #gpio-cells = <2>;
338 interrupt-controller;
339 #interrupt-cells = <2>;
340 reg = <0x481ae000 0x1000>;
341 interrupts = <62>;
342 };
343
344 uart0: serial@44e09000 {
345 compatible = "ti,am3352-uart", "ti,omap3-uart";
346 ti,hwmods = "uart1";
347 clock-frequency = <48000000>;
348 reg = <0x44e09000 0x2000>;
349 interrupts = <72>;
350 status = "disabled";
351 dmas = <&edma 26 0>, <&edma 27 0>;
352 dma-names = "tx", "rx";
353 };
354
355 uart1: serial@48022000 {
356 compatible = "ti,am3352-uart", "ti,omap3-uart";
357 ti,hwmods = "uart2";
358 clock-frequency = <48000000>;
359 reg = <0x48022000 0x2000>;
360 interrupts = <73>;
361 status = "disabled";
362 dmas = <&edma 28 0>, <&edma 29 0>;
363 dma-names = "tx", "rx";
364 };
365
366 uart2: serial@48024000 {
367 compatible = "ti,am3352-uart", "ti,omap3-uart";
368 ti,hwmods = "uart3";
369 clock-frequency = <48000000>;
370 reg = <0x48024000 0x2000>;
371 interrupts = <74>;
372 status = "disabled";
373 dmas = <&edma 30 0>, <&edma 31 0>;
374 dma-names = "tx", "rx";
375 };
376
377 uart3: serial@481a6000 {
378 compatible = "ti,am3352-uart", "ti,omap3-uart";
379 ti,hwmods = "uart4";
380 clock-frequency = <48000000>;
381 reg = <0x481a6000 0x2000>;
382 interrupts = <44>;
383 status = "disabled";
384 };
385
386 uart4: serial@481a8000 {
387 compatible = "ti,am3352-uart", "ti,omap3-uart";
388 ti,hwmods = "uart5";
389 clock-frequency = <48000000>;
390 reg = <0x481a8000 0x2000>;
391 interrupts = <45>;
392 status = "disabled";
393 };
394
395 uart5: serial@481aa000 {
396 compatible = "ti,am3352-uart", "ti,omap3-uart";
397 ti,hwmods = "uart6";
398 clock-frequency = <48000000>;
399 reg = <0x481aa000 0x2000>;
400 interrupts = <46>;
401 status = "disabled";
402 };
403
404 i2c0: i2c@44e0b000 {
405 compatible = "ti,omap4-i2c";
406 #address-cells = <1>;
407 #size-cells = <0>;
408 ti,hwmods = "i2c1";
409 reg = <0x44e0b000 0x1000>;
410 interrupts = <70>;
411 status = "disabled";
412 };
413
414 i2c1: i2c@4802a000 {
415 compatible = "ti,omap4-i2c";
416 #address-cells = <1>;
417 #size-cells = <0>;
418 ti,hwmods = "i2c2";
419 reg = <0x4802a000 0x1000>;
420 interrupts = <71>;
421 status = "disabled";
422 };
423
424 i2c2: i2c@4819c000 {
425 compatible = "ti,omap4-i2c";
426 #address-cells = <1>;
427 #size-cells = <0>;
428 ti,hwmods = "i2c3";
429 reg = <0x4819c000 0x1000>;
430 interrupts = <30>;
431 status = "disabled";
432 };
433
434 mmc1: mmc@48060000 {
435 compatible = "ti,omap4-hsmmc";
436 ti,hwmods = "mmc1";
437 ti,dual-volt;
438 ti,needs-special-reset;
439 ti,needs-special-hs-handling;
440 dmas = <&edma_xbar 24 0 0
441 &edma_xbar 25 0 0>;
442 dma-names = "tx", "rx";
443 interrupts = <64>;
444 reg = <0x48060000 0x1000>;
445 status = "disabled";
446 };
447
448 mmc2: mmc@481d8000 {
449 compatible = "ti,omap4-hsmmc";
450 ti,hwmods = "mmc2";
451 ti,needs-special-reset;
452 dmas = <&edma 2 0
453 &edma 3 0>;
454 dma-names = "tx", "rx";
455 interrupts = <28>;
456 reg = <0x481d8000 0x1000>;
457 status = "disabled";
458 };
459
460 mmc3: mmc@47810000 {
461 compatible = "ti,omap4-hsmmc";
462 ti,hwmods = "mmc3";
463 ti,needs-special-reset;
464 interrupts = <29>;
465 reg = <0x47810000 0x1000>;
466 status = "disabled";
467 };
468
469 hwspinlock: spinlock@480ca000 {
470 compatible = "ti,omap4-hwspinlock";
471 reg = <0x480ca000 0x1000>;
472 ti,hwmods = "spinlock";
473 #hwlock-cells = <1>;
474 };
475
476 wdt2: wdt@44e35000 {
477 compatible = "ti,omap3-wdt";
478 ti,hwmods = "wd_timer2";
479 reg = <0x44e35000 0x1000>;
480 interrupts = <91>;
481 };
482
483 dcan0: can@481cc000 {
484 compatible = "ti,am3352-d_can";
485 ti,hwmods = "d_can0";
486 reg = <0x481cc000 0x2000>;
487 clocks = <&dcan0_fck>;
488 clock-names = "fck";
489 syscon-raminit = <&scm_conf 0x644 0>;
490 interrupts = <52>;
491 status = "disabled";
492 };
493
494 dcan1: can@481d0000 {
495 compatible = "ti,am3352-d_can";
496 ti,hwmods = "d_can1";
497 reg = <0x481d0000 0x2000>;
498 clocks = <&dcan1_fck>;
499 clock-names = "fck";
500 syscon-raminit = <&scm_conf 0x644 1>;
501 interrupts = <55>;
502 status = "disabled";
503 };
504
505 mailbox: mailbox@480c8000 {
506 compatible = "ti,omap4-mailbox";
507 reg = <0x480C8000 0x200>;
508 interrupts = <77>;
509 ti,hwmods = "mailbox";
510 #mbox-cells = <1>;
511 ti,mbox-num-users = <4>;
512 ti,mbox-num-fifos = <8>;
513 mbox_wkupm3: wkup_m3 {
514 ti,mbox-send-noirq;
515 ti,mbox-tx = <0 0 0>;
516 ti,mbox-rx = <0 0 3>;
517 };
518 };
519
520 timer1: timer@44e31000 {
521 compatible = "ti,am335x-timer-1ms";
522 reg = <0x44e31000 0x400>;
523 interrupts = <67>;
524 ti,hwmods = "timer1";
525 ti,timer-alwon;
526 clocks = <&timer1_fck>;
527 clock-names = "fck";
528 };
529
530 timer2: timer@48040000 {
531 compatible = "ti,am335x-timer";
532 reg = <0x48040000 0x400>;
533 interrupts = <68>;
534 ti,hwmods = "timer2";
535 clocks = <&timer2_fck>;
536 clock-names = "fck";
537 };
538
539 timer3: timer@48042000 {
540 compatible = "ti,am335x-timer";
541 reg = <0x48042000 0x400>;
542 interrupts = <69>;
543 ti,hwmods = "timer3";
544 };
545
546 timer4: timer@48044000 {
547 compatible = "ti,am335x-timer";
548 reg = <0x48044000 0x400>;
549 interrupts = <92>;
550 ti,hwmods = "timer4";
551 ti,timer-pwm;
552 };
553
554 timer5: timer@48046000 {
555 compatible = "ti,am335x-timer";
556 reg = <0x48046000 0x400>;
557 interrupts = <93>;
558 ti,hwmods = "timer5";
559 ti,timer-pwm;
560 };
561
562 timer6: timer@48048000 {
563 compatible = "ti,am335x-timer";
564 reg = <0x48048000 0x400>;
565 interrupts = <94>;
566 ti,hwmods = "timer6";
567 ti,timer-pwm;
568 };
569
570 timer7: timer@4804a000 {
571 compatible = "ti,am335x-timer";
572 reg = <0x4804a000 0x400>;
573 interrupts = <95>;
574 ti,hwmods = "timer7";
575 ti,timer-pwm;
576 };
577
578 rtc: rtc@44e3e000 {
579 compatible = "ti,am3352-rtc", "ti,da830-rtc";
580 reg = <0x44e3e000 0x1000>;
581 interrupts = <75
582 76>;
583 ti,hwmods = "rtc";
584 clocks = <&l4_per_clkctrl AM3_CLKDIV32K_CLKCTRL 0>;
585 clock-names = "int-clk";
586 };
587
588 spi0: spi@48030000 {
589 compatible = "ti,omap4-mcspi";
590 #address-cells = <1>;
591 #size-cells = <0>;
592 reg = <0x48030000 0x400>;
593 interrupts = <65>;
594 ti,spi-num-cs = <2>;
595 ti,hwmods = "spi0";
596 dmas = <&edma 16 0
597 &edma 17 0
598 &edma 18 0
599 &edma 19 0>;
600 dma-names = "tx0", "rx0", "tx1", "rx1";
601 status = "disabled";
602 };
603
604 spi1: spi@481a0000 {
605 compatible = "ti,omap4-mcspi";
606 #address-cells = <1>;
607 #size-cells = <0>;
608 reg = <0x481a0000 0x400>;
609 interrupts = <125>;
610 ti,spi-num-cs = <2>;
611 ti,hwmods = "spi1";
612 dmas = <&edma 42 0
613 &edma 43 0
614 &edma 44 0
615 &edma 45 0>;
616 dma-names = "tx0", "rx0", "tx1", "rx1";
617 status = "disabled";
618 };
619
620 usb: usb@47400000 {
621 compatible = "ti,am33xx-usb";
622 reg = <0x47400000 0x1000>;
623 ranges;
624 #address-cells = <1>;
625 #size-cells = <1>;
626 ti,hwmods = "usb_otg_hs";
627 status = "disabled";
628
629 usb_ctrl_mod: control@44e10620 {
630 compatible = "ti,am335x-usb-ctrl-module";
631 reg = <0x44e10620 0x10
632 0x44e10648 0x4>;
633 reg-names = "phy_ctrl", "wakeup";
634 status = "disabled";
635 };
636
637 usb0_phy: usb-phy@47401300 {
638 compatible = "ti,am335x-usb-phy";
639 reg = <0x47401300 0x100>;
640 reg-names = "phy";
641 status = "disabled";
642 ti,ctrl_mod = <&usb_ctrl_mod>;
643 #phy-cells = <0>;
644 };
645
646 usb0: usb@47401000 {
647 compatible = "ti,musb-am33xx";
648 status = "disabled";
649 reg = <0x47401400 0x400
650 0x47401000 0x200>;
651 reg-names = "mc", "control";
652
653 interrupts = <18>;
654 interrupt-names = "mc";
655 dr_mode = "otg";
656 mentor,multipoint = <1>;
657 mentor,num-eps = <16>;
658 mentor,ram-bits = <12>;
659 mentor,power = <500>;
660 phys = <&usb0_phy>;
661
662 dmas = <&cppi41dma 0 0 &cppi41dma 1 0
663 &cppi41dma 2 0 &cppi41dma 3 0
664 &cppi41dma 4 0 &cppi41dma 5 0
665 &cppi41dma 6 0 &cppi41dma 7 0
666 &cppi41dma 8 0 &cppi41dma 9 0
667 &cppi41dma 10 0 &cppi41dma 11 0
668 &cppi41dma 12 0 &cppi41dma 13 0
669 &cppi41dma 14 0 &cppi41dma 0 1
670 &cppi41dma 1 1 &cppi41dma 2 1
671 &cppi41dma 3 1 &cppi41dma 4 1
672 &cppi41dma 5 1 &cppi41dma 6 1
673 &cppi41dma 7 1 &cppi41dma 8 1
674 &cppi41dma 9 1 &cppi41dma 10 1
675 &cppi41dma 11 1 &cppi41dma 12 1
676 &cppi41dma 13 1 &cppi41dma 14 1>;
677 dma-names =
678 "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
679 "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
680 "rx14", "rx15",
681 "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
682 "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
683 "tx14", "tx15";
684 };
685
686 usb1_phy: usb-phy@47401b00 {
687 compatible = "ti,am335x-usb-phy";
688 reg = <0x47401b00 0x100>;
689 reg-names = "phy";
690 status = "disabled";
691 ti,ctrl_mod = <&usb_ctrl_mod>;
692 #phy-cells = <0>;
693 };
694
695 usb1: usb@47401800 {
696 compatible = "ti,musb-am33xx";
697 status = "disabled";
698 reg = <0x47401c00 0x400
699 0x47401800 0x200>;
700 reg-names = "mc", "control";
701 interrupts = <19>;
702 interrupt-names = "mc";
703 dr_mode = "otg";
704 mentor,multipoint = <1>;
705 mentor,num-eps = <16>;
706 mentor,ram-bits = <12>;
707 mentor,power = <500>;
708 phys = <&usb1_phy>;
709
710 dmas = <&cppi41dma 15 0 &cppi41dma 16 0
711 &cppi41dma 17 0 &cppi41dma 18 0
712 &cppi41dma 19 0 &cppi41dma 20 0
713 &cppi41dma 21 0 &cppi41dma 22 0
714 &cppi41dma 23 0 &cppi41dma 24 0
715 &cppi41dma 25 0 &cppi41dma 26 0
716 &cppi41dma 27 0 &cppi41dma 28 0
717 &cppi41dma 29 0 &cppi41dma 15 1
718 &cppi41dma 16 1 &cppi41dma 17 1
719 &cppi41dma 18 1 &cppi41dma 19 1
720 &cppi41dma 20 1 &cppi41dma 21 1
721 &cppi41dma 22 1 &cppi41dma 23 1
722 &cppi41dma 24 1 &cppi41dma 25 1
723 &cppi41dma 26 1 &cppi41dma 27 1
724 &cppi41dma 28 1 &cppi41dma 29 1>;
725 dma-names =
726 "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
727 "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
728 "rx14", "rx15",
729 "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
730 "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
731 "tx14", "tx15";
732 };
733
734 cppi41dma: dma-controller@47402000 {
735 compatible = "ti,am3359-cppi41";
736 reg = <0x47400000 0x1000
737 0x47402000 0x1000
738 0x47403000 0x1000
739 0x47404000 0x4000>;
740 reg-names = "glue", "controller", "scheduler", "queuemgr";
741 interrupts = <17>;
742 interrupt-names = "glue";
743 #dma-cells = <2>;
744 #dma-channels = <30>;
745 #dma-requests = <256>;
746 status = "disabled";
747 };
748 };
749
750 epwmss0: epwmss@48300000 {
751 compatible = "ti,am33xx-pwmss";
752 reg = <0x48300000 0x10>;
753 ti,hwmods = "epwmss0";
754 #address-cells = <1>;
755 #size-cells = <1>;
756 status = "disabled";
757 ranges = <0x48300100 0x48300100 0x80 /* ECAP */
758 0x48300180 0x48300180 0x80 /* EQEP */
759 0x48300200 0x48300200 0x80>; /* EHRPWM */
760
761 ecap0: ecap@48300100 {
762 compatible = "ti,am3352-ecap",
763 "ti,am33xx-ecap";
764 #pwm-cells = <3>;
765 reg = <0x48300100 0x80>;
766 clocks = <&l4ls_gclk>;
767 clock-names = "fck";
768 interrupts = <31>;
769 interrupt-names = "ecap0";
770 status = "disabled";
771 };
772
773 ehrpwm0: pwm@48300200 {
774 compatible = "ti,am3352-ehrpwm",
775 "ti,am33xx-ehrpwm";
776 #pwm-cells = <3>;
777 reg = <0x48300200 0x80>;
778 clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
779 clock-names = "tbclk", "fck";
780 status = "disabled";
781 };
782 };
783
784 epwmss1: epwmss@48302000 {
785 compatible = "ti,am33xx-pwmss";
786 reg = <0x48302000 0x10>;
787 ti,hwmods = "epwmss1";
788 #address-cells = <1>;
789 #size-cells = <1>;
790 status = "disabled";
791 ranges = <0x48302100 0x48302100 0x80 /* ECAP */
792 0x48302180 0x48302180 0x80 /* EQEP */
793 0x48302200 0x48302200 0x80>; /* EHRPWM */
794
795 ecap1: ecap@48302100 {
796 compatible = "ti,am3352-ecap",
797 "ti,am33xx-ecap";
798 #pwm-cells = <3>;
799 reg = <0x48302100 0x80>;
800 clocks = <&l4ls_gclk>;
801 clock-names = "fck";
802 interrupts = <47>;
803 interrupt-names = "ecap1";
804 status = "disabled";
805 };
806
807 ehrpwm1: pwm@48302200 {
808 compatible = "ti,am3352-ehrpwm",
809 "ti,am33xx-ehrpwm";
810 #pwm-cells = <3>;
811 reg = <0x48302200 0x80>;
812 clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
813 clock-names = "tbclk", "fck";
814 status = "disabled";
815 };
816 };
817
818 epwmss2: epwmss@48304000 {
819 compatible = "ti,am33xx-pwmss";
820 reg = <0x48304000 0x10>;
821 ti,hwmods = "epwmss2";
822 #address-cells = <1>;
823 #size-cells = <1>;
824 status = "disabled";
825 ranges = <0x48304100 0x48304100 0x80 /* ECAP */
826 0x48304180 0x48304180 0x80 /* EQEP */
827 0x48304200 0x48304200 0x80>; /* EHRPWM */
828
829 ecap2: ecap@48304100 {
830 compatible = "ti,am3352-ecap",
831 "ti,am33xx-ecap";
832 #pwm-cells = <3>;
833 reg = <0x48304100 0x80>;
834 clocks = <&l4ls_gclk>;
835 clock-names = "fck";
836 interrupts = <61>;
837 interrupt-names = "ecap2";
838 status = "disabled";
839 };
840
841 ehrpwm2: pwm@48304200 {
842 compatible = "ti,am3352-ehrpwm",
843 "ti,am33xx-ehrpwm";
844 #pwm-cells = <3>;
845 reg = <0x48304200 0x80>;
846 clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
847 clock-names = "tbclk", "fck";
848 status = "disabled";
849 };
850 };
851
852 mac: ethernet@4a100000 {
853 compatible = "ti,am335x-cpsw","ti,cpsw";
854 ti,hwmods = "cpgmac0";
855 clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
856 clock-names = "fck", "cpts";
857 cpdma_channels = <8>;
858 ale_entries = <1024>;
859 bd_ram_size = <0x2000>;
860 mac_control = <0x20>;
861 slaves = <2>;
862 active_slave = <0>;
863 cpts_clock_mult = <0x80000000>;
864 cpts_clock_shift = <29>;
865 reg = <0x4a100000 0x800
866 0x4a101200 0x100>;
867 #address-cells = <1>;
868 #size-cells = <1>;
869 /*
870 * c0_rx_thresh_pend
871 * c0_rx_pend
872 * c0_tx_pend
873 * c0_misc_pend
874 */
875 interrupts = <40 41 42 43>;
876 ranges;
877 syscon = <&scm_conf>;
878 status = "disabled";
879
880 davinci_mdio: mdio@4a101000 {
881 compatible = "ti,cpsw-mdio","ti,davinci_mdio";
882 #address-cells = <1>;
883 #size-cells = <0>;
884 ti,hwmods = "davinci_mdio";
885 bus_freq = <1000000>;
886 reg = <0x4a101000 0x100>;
887 status = "disabled";
888 };
889
890 cpsw_emac0: slave@4a100200 {
891 /* Filled in by U-Boot */
892 mac-address = [ 00 00 00 00 00 00 ];
893 };
894
895 cpsw_emac1: slave@4a100300 {
896 /* Filled in by U-Boot */
897 mac-address = [ 00 00 00 00 00 00 ];
898 };
899
900 phy_sel: cpsw-phy-sel@44e10650 {
901 compatible = "ti,am3352-cpsw-phy-sel";
902 reg= <0x44e10650 0x4>;
903 reg-names = "gmii-sel";
904 };
905 };
906
907 ocmcram: ocmcram@40300000 {
908 compatible = "mmio-sram";
909 reg = <0x40300000 0x10000>; /* 64k */
910 ranges = <0x0 0x40300000 0x10000>;
911 #address-cells = <1>;
912 #size-cells = <1>;
913
914 pm_sram_code: pm-sram-code@0 {
915 compatible = "ti,sram";
916 reg = <0x0 0x1000>;
917 protect-exec;
918 };
919
920 pm_sram_data: pm-sram-data@1000 {
921 compatible = "ti,sram";
922 reg = <0x1000 0x1000>;
923 pool;
924 };
925 };
926
927 elm: elm@48080000 {
928 compatible = "ti,am3352-elm";
929 reg = <0x48080000 0x2000>;
930 interrupts = <4>;
931 ti,hwmods = "elm";
932 status = "disabled";
933 };
934
935 lcdc: lcdc@4830e000 {
936 compatible = "ti,am33xx-tilcdc";
937 reg = <0x4830e000 0x1000>;
938 interrupts = <36>;
939 ti,hwmods = "lcdc";
940 status = "disabled";
941 };
942
943 tscadc: tscadc@44e0d000 {
944 compatible = "ti,am3359-tscadc";
945 reg = <0x44e0d000 0x1000>;
946 interrupts = <16>;
947 ti,hwmods = "adc_tsc";
948 status = "disabled";
949 dmas = <&edma 53 0>, <&edma 57 0>;
950 dma-names = "fifo0", "fifo1";
951
952 tsc {
953 compatible = "ti,am3359-tsc";
954 };
955 am335x_adc: adc {
956 #io-channel-cells = <1>;
957 compatible = "ti,am3359-adc";
958 };
959 };
960
961 emif: emif@4c000000 {
962 compatible = "ti,emif-am3352";
963 reg = <0x4c000000 0x1000000>;
964 ti,hwmods = "emif";
965 interrupts = <101>;
966 sram = <&pm_sram_code
967 &pm_sram_data>;
968 ti,no-idle;
969 };
970
971 gpmc: gpmc@50000000 {
972 compatible = "ti,am3352-gpmc";
973 ti,hwmods = "gpmc";
974 ti,no-idle-on-init;
975 reg = <0x50000000 0x2000>;
976 interrupts = <100>;
977 dmas = <&edma 52 0>;
978 dma-names = "rxtx";
979 gpmc,num-cs = <7>;
980 gpmc,num-waitpins = <2>;
981 #address-cells = <2>;
982 #size-cells = <1>;
983 interrupt-controller;
984 #interrupt-cells = <2>;
985 gpio-controller;
986 #gpio-cells = <2>;
987 status = "disabled";
988 };
989
990 sham: sham@53100000 {
991 compatible = "ti,omap4-sham";
992 ti,hwmods = "sham";
993 reg = <0x53100000 0x200>;
994 interrupts = <109>;
995 dmas = <&edma 36 0>;
996 dma-names = "rx";
997 };
998
999 aes: aes@53500000 {
1000 compatible = "ti,omap4-aes";
1001 ti,hwmods = "aes";
1002 reg = <0x53500000 0xa0>;
1003 interrupts = <103>;
1004 dmas = <&edma 6 0>,
1005 <&edma 5 0>;
1006 dma-names = "tx", "rx";
1007 };
1008
1009 mcasp0: mcasp@48038000 {
1010 compatible = "ti,am33xx-mcasp-audio";
1011 ti,hwmods = "mcasp0";
1012 reg = <0x48038000 0x2000>,
1013 <0x46000000 0x400000>;
1014 reg-names = "mpu", "dat";
1015 interrupts = <80>, <81>;
1016 interrupt-names = "tx", "rx";
1017 status = "disabled";
1018 dmas = <&edma 8 2>,
1019 <&edma 9 2>;
1020 dma-names = "tx", "rx";
1021 };
1022
1023 mcasp1: mcasp@4803c000 {
1024 compatible = "ti,am33xx-mcasp-audio";
1025 ti,hwmods = "mcasp1";
1026 reg = <0x4803C000 0x2000>,
1027 <0x46400000 0x400000>;
1028 reg-names = "mpu", "dat";
1029 interrupts = <82>, <83>;
1030 interrupt-names = "tx", "rx";
1031 status = "disabled";
1032 dmas = <&edma 10 2>,
1033 <&edma 11 2>;
1034 dma-names = "tx", "rx";
1035 };
1036
1037 rng: rng@48310000 {
1038 compatible = "ti,omap4-rng";
1039 ti,hwmods = "rng";
1040 reg = <0x48310000 0x2000>;
1041 interrupts = <111>;
1042 };
1043 };
1044};
1045
1046#include "am33xx-clocks.dtsi"
1/*
2 * Device Tree Source for AM33XX SoC
3 *
4 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
11#include <dt-bindings/gpio/gpio.h>
12#include <dt-bindings/pinctrl/am33xx.h>
13
14#include "skeleton.dtsi"
15
16/ {
17 compatible = "ti,am33xx";
18 interrupt-parent = <&intc>;
19
20 aliases {
21 i2c0 = &i2c0;
22 i2c1 = &i2c1;
23 i2c2 = &i2c2;
24 serial0 = &uart0;
25 serial1 = &uart1;
26 serial2 = &uart2;
27 serial3 = &uart3;
28 serial4 = &uart4;
29 serial5 = &uart5;
30 d_can0 = &dcan0;
31 d_can1 = &dcan1;
32 usb0 = &usb0;
33 usb1 = &usb1;
34 phy0 = &usb0_phy;
35 phy1 = &usb1_phy;
36 ethernet0 = &cpsw_emac0;
37 ethernet1 = &cpsw_emac1;
38 };
39
40 cpus {
41 #address-cells = <1>;
42 #size-cells = <0>;
43 cpu@0 {
44 compatible = "arm,cortex-a8";
45 device_type = "cpu";
46 reg = <0>;
47
48 /*
49 * To consider voltage drop between PMIC and SoC,
50 * tolerance value is reduced to 2% from 4% and
51 * voltage value is increased as a precaution.
52 */
53 operating-points = <
54 /* kHz uV */
55 720000 1285000
56 600000 1225000
57 500000 1125000
58 275000 1125000
59 >;
60 voltage-tolerance = <2>; /* 2 percentage */
61
62 clocks = <&dpll_mpu_ck>;
63 clock-names = "cpu";
64
65 clock-latency = <300000>; /* From omap-cpufreq driver */
66 };
67 };
68
69 pmu {
70 compatible = "arm,cortex-a8-pmu";
71 interrupts = <3>;
72 };
73
74 /*
75 * The soc node represents the soc top level view. It is used for IPs
76 * that are not memory mapped in the MPU view or for the MPU itself.
77 */
78 soc {
79 compatible = "ti,omap-infra";
80 mpu {
81 compatible = "ti,omap3-mpu";
82 ti,hwmods = "mpu";
83 };
84 };
85
86 am33xx_pinmux: pinmux@44e10800 {
87 compatible = "pinctrl-single";
88 reg = <0x44e10800 0x0238>;
89 #address-cells = <1>;
90 #size-cells = <0>;
91 pinctrl-single,register-width = <32>;
92 pinctrl-single,function-mask = <0x7f>;
93 };
94
95 /*
96 * XXX: Use a flat representation of the AM33XX interconnect.
97 * The real AM33XX interconnect network is quite complex. Since
98 * it will not bring real advantage to represent that in DT
99 * for the moment, just use a fake OCP bus entry to represent
100 * the whole bus hierarchy.
101 */
102 ocp {
103 compatible = "simple-bus";
104 #address-cells = <1>;
105 #size-cells = <1>;
106 ranges;
107 ti,hwmods = "l3_main";
108
109 prcm: prcm@44e00000 {
110 compatible = "ti,am3-prcm";
111 reg = <0x44e00000 0x4000>;
112
113 prcm_clocks: clocks {
114 #address-cells = <1>;
115 #size-cells = <0>;
116 };
117
118 prcm_clockdomains: clockdomains {
119 };
120 };
121
122 scrm: scrm@44e10000 {
123 compatible = "ti,am3-scrm";
124 reg = <0x44e10000 0x2000>;
125
126 scrm_clocks: clocks {
127 #address-cells = <1>;
128 #size-cells = <0>;
129 };
130
131 scrm_clockdomains: clockdomains {
132 };
133 };
134
135 intc: interrupt-controller@48200000 {
136 compatible = "ti,omap2-intc";
137 interrupt-controller;
138 #interrupt-cells = <1>;
139 ti,intc-size = <128>;
140 reg = <0x48200000 0x1000>;
141 };
142
143 edma: edma@49000000 {
144 compatible = "ti,edma3";
145 ti,hwmods = "tpcc", "tptc0", "tptc1", "tptc2";
146 reg = <0x49000000 0x10000>,
147 <0x44e10f90 0x40>;
148 interrupts = <12 13 14>;
149 #dma-cells = <1>;
150 dma-channels = <64>;
151 ti,edma-regions = <4>;
152 ti,edma-slots = <256>;
153 };
154
155 gpio0: gpio@44e07000 {
156 compatible = "ti,omap4-gpio";
157 ti,hwmods = "gpio1";
158 gpio-controller;
159 #gpio-cells = <2>;
160 interrupt-controller;
161 #interrupt-cells = <2>;
162 reg = <0x44e07000 0x1000>;
163 interrupts = <96>;
164 };
165
166 gpio1: gpio@4804c000 {
167 compatible = "ti,omap4-gpio";
168 ti,hwmods = "gpio2";
169 gpio-controller;
170 #gpio-cells = <2>;
171 interrupt-controller;
172 #interrupt-cells = <2>;
173 reg = <0x4804c000 0x1000>;
174 interrupts = <98>;
175 };
176
177 gpio2: gpio@481ac000 {
178 compatible = "ti,omap4-gpio";
179 ti,hwmods = "gpio3";
180 gpio-controller;
181 #gpio-cells = <2>;
182 interrupt-controller;
183 #interrupt-cells = <2>;
184 reg = <0x481ac000 0x1000>;
185 interrupts = <32>;
186 };
187
188 gpio3: gpio@481ae000 {
189 compatible = "ti,omap4-gpio";
190 ti,hwmods = "gpio4";
191 gpio-controller;
192 #gpio-cells = <2>;
193 interrupt-controller;
194 #interrupt-cells = <2>;
195 reg = <0x481ae000 0x1000>;
196 interrupts = <62>;
197 };
198
199 uart0: serial@44e09000 {
200 compatible = "ti,omap3-uart";
201 ti,hwmods = "uart1";
202 clock-frequency = <48000000>;
203 reg = <0x44e09000 0x2000>;
204 interrupts = <72>;
205 status = "disabled";
206 };
207
208 uart1: serial@48022000 {
209 compatible = "ti,omap3-uart";
210 ti,hwmods = "uart2";
211 clock-frequency = <48000000>;
212 reg = <0x48022000 0x2000>;
213 interrupts = <73>;
214 status = "disabled";
215 };
216
217 uart2: serial@48024000 {
218 compatible = "ti,omap3-uart";
219 ti,hwmods = "uart3";
220 clock-frequency = <48000000>;
221 reg = <0x48024000 0x2000>;
222 interrupts = <74>;
223 status = "disabled";
224 };
225
226 uart3: serial@481a6000 {
227 compatible = "ti,omap3-uart";
228 ti,hwmods = "uart4";
229 clock-frequency = <48000000>;
230 reg = <0x481a6000 0x2000>;
231 interrupts = <44>;
232 status = "disabled";
233 };
234
235 uart4: serial@481a8000 {
236 compatible = "ti,omap3-uart";
237 ti,hwmods = "uart5";
238 clock-frequency = <48000000>;
239 reg = <0x481a8000 0x2000>;
240 interrupts = <45>;
241 status = "disabled";
242 };
243
244 uart5: serial@481aa000 {
245 compatible = "ti,omap3-uart";
246 ti,hwmods = "uart6";
247 clock-frequency = <48000000>;
248 reg = <0x481aa000 0x2000>;
249 interrupts = <46>;
250 status = "disabled";
251 };
252
253 i2c0: i2c@44e0b000 {
254 compatible = "ti,omap4-i2c";
255 #address-cells = <1>;
256 #size-cells = <0>;
257 ti,hwmods = "i2c1";
258 reg = <0x44e0b000 0x1000>;
259 interrupts = <70>;
260 status = "disabled";
261 };
262
263 i2c1: i2c@4802a000 {
264 compatible = "ti,omap4-i2c";
265 #address-cells = <1>;
266 #size-cells = <0>;
267 ti,hwmods = "i2c2";
268 reg = <0x4802a000 0x1000>;
269 interrupts = <71>;
270 status = "disabled";
271 };
272
273 i2c2: i2c@4819c000 {
274 compatible = "ti,omap4-i2c";
275 #address-cells = <1>;
276 #size-cells = <0>;
277 ti,hwmods = "i2c3";
278 reg = <0x4819c000 0x1000>;
279 interrupts = <30>;
280 status = "disabled";
281 };
282
283 mmc1: mmc@48060000 {
284 compatible = "ti,omap4-hsmmc";
285 ti,hwmods = "mmc1";
286 ti,dual-volt;
287 ti,needs-special-reset;
288 ti,needs-special-hs-handling;
289 dmas = <&edma 24
290 &edma 25>;
291 dma-names = "tx", "rx";
292 interrupts = <64>;
293 interrupt-parent = <&intc>;
294 reg = <0x48060000 0x1000>;
295 status = "disabled";
296 };
297
298 mmc2: mmc@481d8000 {
299 compatible = "ti,omap4-hsmmc";
300 ti,hwmods = "mmc2";
301 ti,needs-special-reset;
302 dmas = <&edma 2
303 &edma 3>;
304 dma-names = "tx", "rx";
305 interrupts = <28>;
306 interrupt-parent = <&intc>;
307 reg = <0x481d8000 0x1000>;
308 status = "disabled";
309 };
310
311 mmc3: mmc@47810000 {
312 compatible = "ti,omap4-hsmmc";
313 ti,hwmods = "mmc3";
314 ti,needs-special-reset;
315 interrupts = <29>;
316 interrupt-parent = <&intc>;
317 reg = <0x47810000 0x1000>;
318 status = "disabled";
319 };
320
321 hwspinlock: spinlock@480ca000 {
322 compatible = "ti,omap4-hwspinlock";
323 reg = <0x480ca000 0x1000>;
324 ti,hwmods = "spinlock";
325 #hwlock-cells = <1>;
326 };
327
328 wdt2: wdt@44e35000 {
329 compatible = "ti,omap3-wdt";
330 ti,hwmods = "wd_timer2";
331 reg = <0x44e35000 0x1000>;
332 interrupts = <91>;
333 };
334
335 dcan0: d_can@481cc000 {
336 compatible = "bosch,d_can";
337 ti,hwmods = "d_can0";
338 reg = <0x481cc000 0x2000
339 0x44e10644 0x4>;
340 interrupts = <52>;
341 status = "disabled";
342 };
343
344 dcan1: d_can@481d0000 {
345 compatible = "bosch,d_can";
346 ti,hwmods = "d_can1";
347 reg = <0x481d0000 0x2000
348 0x44e10644 0x4>;
349 interrupts = <55>;
350 status = "disabled";
351 };
352
353 timer1: timer@44e31000 {
354 compatible = "ti,am335x-timer-1ms";
355 reg = <0x44e31000 0x400>;
356 interrupts = <67>;
357 ti,hwmods = "timer1";
358 ti,timer-alwon;
359 };
360
361 timer2: timer@48040000 {
362 compatible = "ti,am335x-timer";
363 reg = <0x48040000 0x400>;
364 interrupts = <68>;
365 ti,hwmods = "timer2";
366 };
367
368 timer3: timer@48042000 {
369 compatible = "ti,am335x-timer";
370 reg = <0x48042000 0x400>;
371 interrupts = <69>;
372 ti,hwmods = "timer3";
373 };
374
375 timer4: timer@48044000 {
376 compatible = "ti,am335x-timer";
377 reg = <0x48044000 0x400>;
378 interrupts = <92>;
379 ti,hwmods = "timer4";
380 ti,timer-pwm;
381 };
382
383 timer5: timer@48046000 {
384 compatible = "ti,am335x-timer";
385 reg = <0x48046000 0x400>;
386 interrupts = <93>;
387 ti,hwmods = "timer5";
388 ti,timer-pwm;
389 };
390
391 timer6: timer@48048000 {
392 compatible = "ti,am335x-timer";
393 reg = <0x48048000 0x400>;
394 interrupts = <94>;
395 ti,hwmods = "timer6";
396 ti,timer-pwm;
397 };
398
399 timer7: timer@4804a000 {
400 compatible = "ti,am335x-timer";
401 reg = <0x4804a000 0x400>;
402 interrupts = <95>;
403 ti,hwmods = "timer7";
404 ti,timer-pwm;
405 };
406
407 rtc: rtc@44e3e000 {
408 compatible = "ti,da830-rtc";
409 reg = <0x44e3e000 0x1000>;
410 interrupts = <75
411 76>;
412 ti,hwmods = "rtc";
413 };
414
415 spi0: spi@48030000 {
416 compatible = "ti,omap4-mcspi";
417 #address-cells = <1>;
418 #size-cells = <0>;
419 reg = <0x48030000 0x400>;
420 interrupts = <65>;
421 ti,spi-num-cs = <2>;
422 ti,hwmods = "spi0";
423 dmas = <&edma 16
424 &edma 17
425 &edma 18
426 &edma 19>;
427 dma-names = "tx0", "rx0", "tx1", "rx1";
428 status = "disabled";
429 };
430
431 spi1: spi@481a0000 {
432 compatible = "ti,omap4-mcspi";
433 #address-cells = <1>;
434 #size-cells = <0>;
435 reg = <0x481a0000 0x400>;
436 interrupts = <125>;
437 ti,spi-num-cs = <2>;
438 ti,hwmods = "spi1";
439 dmas = <&edma 42
440 &edma 43
441 &edma 44
442 &edma 45>;
443 dma-names = "tx0", "rx0", "tx1", "rx1";
444 status = "disabled";
445 };
446
447 usb: usb@47400000 {
448 compatible = "ti,am33xx-usb";
449 reg = <0x47400000 0x1000>;
450 ranges;
451 #address-cells = <1>;
452 #size-cells = <1>;
453 ti,hwmods = "usb_otg_hs";
454 status = "disabled";
455
456 usb_ctrl_mod: control@44e10620 {
457 compatible = "ti,am335x-usb-ctrl-module";
458 reg = <0x44e10620 0x10
459 0x44e10648 0x4>;
460 reg-names = "phy_ctrl", "wakeup";
461 status = "disabled";
462 };
463
464 usb0_phy: usb-phy@47401300 {
465 compatible = "ti,am335x-usb-phy";
466 reg = <0x47401300 0x100>;
467 reg-names = "phy";
468 status = "disabled";
469 ti,ctrl_mod = <&usb_ctrl_mod>;
470 };
471
472 usb0: usb@47401000 {
473 compatible = "ti,musb-am33xx";
474 status = "disabled";
475 reg = <0x47401400 0x400
476 0x47401000 0x200>;
477 reg-names = "mc", "control";
478
479 interrupts = <18>;
480 interrupt-names = "mc";
481 dr_mode = "otg";
482 mentor,multipoint = <1>;
483 mentor,num-eps = <16>;
484 mentor,ram-bits = <12>;
485 mentor,power = <500>;
486 phys = <&usb0_phy>;
487
488 dmas = <&cppi41dma 0 0 &cppi41dma 1 0
489 &cppi41dma 2 0 &cppi41dma 3 0
490 &cppi41dma 4 0 &cppi41dma 5 0
491 &cppi41dma 6 0 &cppi41dma 7 0
492 &cppi41dma 8 0 &cppi41dma 9 0
493 &cppi41dma 10 0 &cppi41dma 11 0
494 &cppi41dma 12 0 &cppi41dma 13 0
495 &cppi41dma 14 0 &cppi41dma 0 1
496 &cppi41dma 1 1 &cppi41dma 2 1
497 &cppi41dma 3 1 &cppi41dma 4 1
498 &cppi41dma 5 1 &cppi41dma 6 1
499 &cppi41dma 7 1 &cppi41dma 8 1
500 &cppi41dma 9 1 &cppi41dma 10 1
501 &cppi41dma 11 1 &cppi41dma 12 1
502 &cppi41dma 13 1 &cppi41dma 14 1>;
503 dma-names =
504 "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
505 "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
506 "rx14", "rx15",
507 "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
508 "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
509 "tx14", "tx15";
510 };
511
512 usb1_phy: usb-phy@47401b00 {
513 compatible = "ti,am335x-usb-phy";
514 reg = <0x47401b00 0x100>;
515 reg-names = "phy";
516 status = "disabled";
517 ti,ctrl_mod = <&usb_ctrl_mod>;
518 };
519
520 usb1: usb@47401800 {
521 compatible = "ti,musb-am33xx";
522 status = "disabled";
523 reg = <0x47401c00 0x400
524 0x47401800 0x200>;
525 reg-names = "mc", "control";
526 interrupts = <19>;
527 interrupt-names = "mc";
528 dr_mode = "otg";
529 mentor,multipoint = <1>;
530 mentor,num-eps = <16>;
531 mentor,ram-bits = <12>;
532 mentor,power = <500>;
533 phys = <&usb1_phy>;
534
535 dmas = <&cppi41dma 15 0 &cppi41dma 16 0
536 &cppi41dma 17 0 &cppi41dma 18 0
537 &cppi41dma 19 0 &cppi41dma 20 0
538 &cppi41dma 21 0 &cppi41dma 22 0
539 &cppi41dma 23 0 &cppi41dma 24 0
540 &cppi41dma 25 0 &cppi41dma 26 0
541 &cppi41dma 27 0 &cppi41dma 28 0
542 &cppi41dma 29 0 &cppi41dma 15 1
543 &cppi41dma 16 1 &cppi41dma 17 1
544 &cppi41dma 18 1 &cppi41dma 19 1
545 &cppi41dma 20 1 &cppi41dma 21 1
546 &cppi41dma 22 1 &cppi41dma 23 1
547 &cppi41dma 24 1 &cppi41dma 25 1
548 &cppi41dma 26 1 &cppi41dma 27 1
549 &cppi41dma 28 1 &cppi41dma 29 1>;
550 dma-names =
551 "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
552 "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
553 "rx14", "rx15",
554 "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
555 "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
556 "tx14", "tx15";
557 };
558
559 cppi41dma: dma-controller@47402000 {
560 compatible = "ti,am3359-cppi41";
561 reg = <0x47400000 0x1000
562 0x47402000 0x1000
563 0x47403000 0x1000
564 0x47404000 0x4000>;
565 reg-names = "glue", "controller", "scheduler", "queuemgr";
566 interrupts = <17>;
567 interrupt-names = "glue";
568 #dma-cells = <2>;
569 #dma-channels = <30>;
570 #dma-requests = <256>;
571 status = "disabled";
572 };
573 };
574
575 epwmss0: epwmss@48300000 {
576 compatible = "ti,am33xx-pwmss";
577 reg = <0x48300000 0x10>;
578 ti,hwmods = "epwmss0";
579 #address-cells = <1>;
580 #size-cells = <1>;
581 status = "disabled";
582 ranges = <0x48300100 0x48300100 0x80 /* ECAP */
583 0x48300180 0x48300180 0x80 /* EQEP */
584 0x48300200 0x48300200 0x80>; /* EHRPWM */
585
586 ecap0: ecap@48300100 {
587 compatible = "ti,am33xx-ecap";
588 #pwm-cells = <3>;
589 reg = <0x48300100 0x80>;
590 interrupts = <31>;
591 interrupt-names = "ecap0";
592 ti,hwmods = "ecap0";
593 status = "disabled";
594 };
595
596 ehrpwm0: ehrpwm@48300200 {
597 compatible = "ti,am33xx-ehrpwm";
598 #pwm-cells = <3>;
599 reg = <0x48300200 0x80>;
600 ti,hwmods = "ehrpwm0";
601 status = "disabled";
602 };
603 };
604
605 epwmss1: epwmss@48302000 {
606 compatible = "ti,am33xx-pwmss";
607 reg = <0x48302000 0x10>;
608 ti,hwmods = "epwmss1";
609 #address-cells = <1>;
610 #size-cells = <1>;
611 status = "disabled";
612 ranges = <0x48302100 0x48302100 0x80 /* ECAP */
613 0x48302180 0x48302180 0x80 /* EQEP */
614 0x48302200 0x48302200 0x80>; /* EHRPWM */
615
616 ecap1: ecap@48302100 {
617 compatible = "ti,am33xx-ecap";
618 #pwm-cells = <3>;
619 reg = <0x48302100 0x80>;
620 interrupts = <47>;
621 interrupt-names = "ecap1";
622 ti,hwmods = "ecap1";
623 status = "disabled";
624 };
625
626 ehrpwm1: ehrpwm@48302200 {
627 compatible = "ti,am33xx-ehrpwm";
628 #pwm-cells = <3>;
629 reg = <0x48302200 0x80>;
630 ti,hwmods = "ehrpwm1";
631 status = "disabled";
632 };
633 };
634
635 epwmss2: epwmss@48304000 {
636 compatible = "ti,am33xx-pwmss";
637 reg = <0x48304000 0x10>;
638 ti,hwmods = "epwmss2";
639 #address-cells = <1>;
640 #size-cells = <1>;
641 status = "disabled";
642 ranges = <0x48304100 0x48304100 0x80 /* ECAP */
643 0x48304180 0x48304180 0x80 /* EQEP */
644 0x48304200 0x48304200 0x80>; /* EHRPWM */
645
646 ecap2: ecap@48304100 {
647 compatible = "ti,am33xx-ecap";
648 #pwm-cells = <3>;
649 reg = <0x48304100 0x80>;
650 interrupts = <61>;
651 interrupt-names = "ecap2";
652 ti,hwmods = "ecap2";
653 status = "disabled";
654 };
655
656 ehrpwm2: ehrpwm@48304200 {
657 compatible = "ti,am33xx-ehrpwm";
658 #pwm-cells = <3>;
659 reg = <0x48304200 0x80>;
660 ti,hwmods = "ehrpwm2";
661 status = "disabled";
662 };
663 };
664
665 mac: ethernet@4a100000 {
666 compatible = "ti,cpsw";
667 ti,hwmods = "cpgmac0";
668 cpdma_channels = <8>;
669 ale_entries = <1024>;
670 bd_ram_size = <0x2000>;
671 no_bd_ram = <0>;
672 rx_descs = <64>;
673 mac_control = <0x20>;
674 slaves = <2>;
675 active_slave = <0>;
676 cpts_clock_mult = <0x80000000>;
677 cpts_clock_shift = <29>;
678 reg = <0x4a100000 0x800
679 0x4a101200 0x100>;
680 #address-cells = <1>;
681 #size-cells = <1>;
682 interrupt-parent = <&intc>;
683 /*
684 * c0_rx_thresh_pend
685 * c0_rx_pend
686 * c0_tx_pend
687 * c0_misc_pend
688 */
689 interrupts = <40 41 42 43>;
690 ranges;
691
692 davinci_mdio: mdio@4a101000 {
693 compatible = "ti,davinci_mdio";
694 #address-cells = <1>;
695 #size-cells = <0>;
696 ti,hwmods = "davinci_mdio";
697 bus_freq = <1000000>;
698 reg = <0x4a101000 0x100>;
699 };
700
701 cpsw_emac0: slave@4a100200 {
702 /* Filled in by U-Boot */
703 mac-address = [ 00 00 00 00 00 00 ];
704 };
705
706 cpsw_emac1: slave@4a100300 {
707 /* Filled in by U-Boot */
708 mac-address = [ 00 00 00 00 00 00 ];
709 };
710
711 phy_sel: cpsw-phy-sel@44e10650 {
712 compatible = "ti,am3352-cpsw-phy-sel";
713 reg= <0x44e10650 0x4>;
714 reg-names = "gmii-sel";
715 };
716 };
717
718 ocmcram: ocmcram@40300000 {
719 compatible = "ti,am3352-ocmcram";
720 reg = <0x40300000 0x10000>;
721 ti,hwmods = "ocmcram";
722 };
723
724 wkup_m3: wkup_m3@44d00000 {
725 compatible = "ti,am3353-wkup-m3";
726 reg = <0x44d00000 0x4000 /* M3 UMEM */
727 0x44d80000 0x2000>; /* M3 DMEM */
728 ti,hwmods = "wkup_m3";
729 ti,no-reset-on-init;
730 };
731
732 elm: elm@48080000 {
733 compatible = "ti,am3352-elm";
734 reg = <0x48080000 0x2000>;
735 interrupts = <4>;
736 ti,hwmods = "elm";
737 status = "disabled";
738 };
739
740 lcdc: lcdc@4830e000 {
741 compatible = "ti,am33xx-tilcdc";
742 reg = <0x4830e000 0x1000>;
743 interrupt-parent = <&intc>;
744 interrupts = <36>;
745 ti,hwmods = "lcdc";
746 status = "disabled";
747 };
748
749 tscadc: tscadc@44e0d000 {
750 compatible = "ti,am3359-tscadc";
751 reg = <0x44e0d000 0x1000>;
752 interrupt-parent = <&intc>;
753 interrupts = <16>;
754 ti,hwmods = "adc_tsc";
755 status = "disabled";
756
757 tsc {
758 compatible = "ti,am3359-tsc";
759 };
760 am335x_adc: adc {
761 #io-channel-cells = <1>;
762 compatible = "ti,am3359-adc";
763 };
764 };
765
766 gpmc: gpmc@50000000 {
767 compatible = "ti,am3352-gpmc";
768 ti,hwmods = "gpmc";
769 ti,no-idle-on-init;
770 reg = <0x50000000 0x2000>;
771 interrupts = <100>;
772 gpmc,num-cs = <7>;
773 gpmc,num-waitpins = <2>;
774 #address-cells = <2>;
775 #size-cells = <1>;
776 status = "disabled";
777 };
778
779 sham: sham@53100000 {
780 compatible = "ti,omap4-sham";
781 ti,hwmods = "sham";
782 reg = <0x53100000 0x200>;
783 interrupts = <109>;
784 dmas = <&edma 36>;
785 dma-names = "rx";
786 };
787
788 aes: aes@53500000 {
789 compatible = "ti,omap4-aes";
790 ti,hwmods = "aes";
791 reg = <0x53500000 0xa0>;
792 interrupts = <103>;
793 dmas = <&edma 6>,
794 <&edma 5>;
795 dma-names = "tx", "rx";
796 };
797
798 mcasp0: mcasp@48038000 {
799 compatible = "ti,am33xx-mcasp-audio";
800 ti,hwmods = "mcasp0";
801 reg = <0x48038000 0x2000>,
802 <0x46000000 0x400000>;
803 reg-names = "mpu", "dat";
804 interrupts = <80>, <81>;
805 interrupt-names = "tx", "rx";
806 status = "disabled";
807 dmas = <&edma 8>,
808 <&edma 9>;
809 dma-names = "tx", "rx";
810 };
811
812 mcasp1: mcasp@4803C000 {
813 compatible = "ti,am33xx-mcasp-audio";
814 ti,hwmods = "mcasp1";
815 reg = <0x4803C000 0x2000>,
816 <0x46400000 0x400000>;
817 reg-names = "mpu", "dat";
818 interrupts = <82>, <83>;
819 interrupt-names = "tx", "rx";
820 status = "disabled";
821 dmas = <&edma 10>,
822 <&edma 11>;
823 dma-names = "tx", "rx";
824 };
825
826 rng: rng@48310000 {
827 compatible = "ti,omap4-rng";
828 ti,hwmods = "rng";
829 reg = <0x48310000 0x2000>;
830 interrupts = <111>;
831 };
832 };
833};
834
835/include/ "am33xx-clocks.dtsi"