Loading...
Note: File does not exist in v3.1.
1
2/* Copyright (c) 2014 Linaro Ltd.
3 * Copyright (c) 2014 Hisilicon Limited.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 */
10
11#include <linux/module.h>
12#include <linux/etherdevice.h>
13#include <linux/platform_device.h>
14#include <linux/interrupt.h>
15#include <linux/ktime.h>
16#include <linux/of_address.h>
17#include <linux/phy.h>
18#include <linux/of_mdio.h>
19#include <linux/of_net.h>
20#include <linux/mfd/syscon.h>
21#include <linux/regmap.h>
22
23#define PPE_CFG_RX_ADDR 0x100
24#define PPE_CFG_POOL_GRP 0x300
25#define PPE_CFG_RX_BUF_SIZE 0x400
26#define PPE_CFG_RX_FIFO_SIZE 0x500
27#define PPE_CURR_BUF_CNT 0xa200
28
29#define GE_DUPLEX_TYPE 0x08
30#define GE_MAX_FRM_SIZE_REG 0x3c
31#define GE_PORT_MODE 0x40
32#define GE_PORT_EN 0x44
33#define GE_SHORT_RUNTS_THR_REG 0x50
34#define GE_TX_LOCAL_PAGE_REG 0x5c
35#define GE_TRANSMIT_CONTROL_REG 0x60
36#define GE_CF_CRC_STRIP_REG 0x1b0
37#define GE_MODE_CHANGE_REG 0x1b4
38#define GE_RECV_CONTROL_REG 0x1e0
39#define GE_STATION_MAC_ADDRESS 0x210
40#define PPE_CFG_CPU_ADD_ADDR 0x580
41#define PPE_CFG_MAX_FRAME_LEN_REG 0x408
42#define PPE_CFG_BUS_CTRL_REG 0x424
43#define PPE_CFG_RX_CTRL_REG 0x428
44#define PPE_CFG_RX_PKT_MODE_REG 0x438
45#define PPE_CFG_QOS_VMID_GEN 0x500
46#define PPE_CFG_RX_PKT_INT 0x538
47#define PPE_INTEN 0x600
48#define PPE_INTSTS 0x608
49#define PPE_RINT 0x604
50#define PPE_CFG_STS_MODE 0x700
51#define PPE_HIS_RX_PKT_CNT 0x804
52
53/* REG_INTERRUPT */
54#define RCV_INT BIT(10)
55#define RCV_NOBUF BIT(8)
56#define RCV_DROP BIT(7)
57#define TX_DROP BIT(6)
58#define DEF_INT_ERR (RCV_NOBUF | RCV_DROP | TX_DROP)
59#define DEF_INT_MASK (RCV_INT | DEF_INT_ERR)
60
61/* TX descriptor config */
62#define TX_FREE_MEM BIT(0)
63#define TX_READ_ALLOC_L3 BIT(1)
64#define TX_FINISH_CACHE_INV BIT(2)
65#define TX_CLEAR_WB BIT(4)
66#define TX_L3_CHECKSUM BIT(5)
67#define TX_LOOP_BACK BIT(11)
68
69/* RX error */
70#define RX_PKT_DROP BIT(0)
71#define RX_L2_ERR BIT(1)
72#define RX_PKT_ERR (RX_PKT_DROP | RX_L2_ERR)
73
74#define SGMII_SPEED_1000 0x08
75#define SGMII_SPEED_100 0x07
76#define SGMII_SPEED_10 0x06
77#define MII_SPEED_100 0x01
78#define MII_SPEED_10 0x00
79
80#define GE_DUPLEX_FULL BIT(0)
81#define GE_DUPLEX_HALF 0x00
82#define GE_MODE_CHANGE_EN BIT(0)
83
84#define GE_TX_AUTO_NEG BIT(5)
85#define GE_TX_ADD_CRC BIT(6)
86#define GE_TX_SHORT_PAD_THROUGH BIT(7)
87
88#define GE_RX_STRIP_CRC BIT(0)
89#define GE_RX_STRIP_PAD BIT(3)
90#define GE_RX_PAD_EN BIT(4)
91
92#define GE_AUTO_NEG_CTL BIT(0)
93
94#define GE_RX_INT_THRESHOLD BIT(6)
95#define GE_RX_TIMEOUT 0x04
96
97#define GE_RX_PORT_EN BIT(1)
98#define GE_TX_PORT_EN BIT(2)
99
100#define PPE_CFG_STS_RX_PKT_CNT_RC BIT(12)
101
102#define PPE_CFG_RX_PKT_ALIGN BIT(18)
103#define PPE_CFG_QOS_VMID_MODE BIT(14)
104#define PPE_CFG_QOS_VMID_GRP_SHIFT 8
105
106#define PPE_CFG_RX_FIFO_FSFU BIT(11)
107#define PPE_CFG_RX_DEPTH_SHIFT 16
108#define PPE_CFG_RX_START_SHIFT 0
109#define PPE_CFG_RX_CTRL_ALIGN_SHIFT 11
110
111#define PPE_CFG_BUS_LOCAL_REL BIT(14)
112#define PPE_CFG_BUS_BIG_ENDIEN BIT(0)
113
114#define RX_DESC_NUM 128
115#define TX_DESC_NUM 256
116#define TX_NEXT(N) (((N) + 1) & (TX_DESC_NUM-1))
117#define RX_NEXT(N) (((N) + 1) & (RX_DESC_NUM-1))
118
119#define GMAC_PPE_RX_PKT_MAX_LEN 379
120#define GMAC_MAX_PKT_LEN 1516
121#define GMAC_MIN_PKT_LEN 31
122#define RX_BUF_SIZE 1600
123#define RESET_TIMEOUT 1000
124#define TX_TIMEOUT (6 * HZ)
125
126#define DRV_NAME "hip04-ether"
127#define DRV_VERSION "v1.0"
128
129#define HIP04_MAX_TX_COALESCE_USECS 200
130#define HIP04_MIN_TX_COALESCE_USECS 100
131#define HIP04_MAX_TX_COALESCE_FRAMES 200
132#define HIP04_MIN_TX_COALESCE_FRAMES 100
133
134struct tx_desc {
135 u32 send_addr;
136 u32 send_size;
137 u32 next_addr;
138 u32 cfg;
139 u32 wb_addr;
140} __aligned(64);
141
142struct rx_desc {
143 u16 reserved_16;
144 u16 pkt_len;
145 u32 reserve1[3];
146 u32 pkt_err;
147 u32 reserve2[4];
148};
149
150struct hip04_priv {
151 void __iomem *base;
152 int phy_mode;
153 int chan;
154 unsigned int port;
155 unsigned int speed;
156 unsigned int duplex;
157 unsigned int reg_inten;
158
159 struct napi_struct napi;
160 struct net_device *ndev;
161
162 struct tx_desc *tx_desc;
163 dma_addr_t tx_desc_dma;
164 struct sk_buff *tx_skb[TX_DESC_NUM];
165 dma_addr_t tx_phys[TX_DESC_NUM];
166 unsigned int tx_head;
167
168 int tx_coalesce_frames;
169 int tx_coalesce_usecs;
170 struct hrtimer tx_coalesce_timer;
171
172 unsigned char *rx_buf[RX_DESC_NUM];
173 dma_addr_t rx_phys[RX_DESC_NUM];
174 unsigned int rx_head;
175 unsigned int rx_buf_size;
176
177 struct device_node *phy_node;
178 struct phy_device *phy;
179 struct regmap *map;
180 struct work_struct tx_timeout_task;
181
182 /* written only by tx cleanup */
183 unsigned int tx_tail ____cacheline_aligned_in_smp;
184};
185
186static inline unsigned int tx_count(unsigned int head, unsigned int tail)
187{
188 return (head - tail) % (TX_DESC_NUM - 1);
189}
190
191static void hip04_config_port(struct net_device *ndev, u32 speed, u32 duplex)
192{
193 struct hip04_priv *priv = netdev_priv(ndev);
194 u32 val;
195
196 priv->speed = speed;
197 priv->duplex = duplex;
198
199 switch (priv->phy_mode) {
200 case PHY_INTERFACE_MODE_SGMII:
201 if (speed == SPEED_1000)
202 val = SGMII_SPEED_1000;
203 else if (speed == SPEED_100)
204 val = SGMII_SPEED_100;
205 else
206 val = SGMII_SPEED_10;
207 break;
208 case PHY_INTERFACE_MODE_MII:
209 if (speed == SPEED_100)
210 val = MII_SPEED_100;
211 else
212 val = MII_SPEED_10;
213 break;
214 default:
215 netdev_warn(ndev, "not supported mode\n");
216 val = MII_SPEED_10;
217 break;
218 }
219 writel_relaxed(val, priv->base + GE_PORT_MODE);
220
221 val = duplex ? GE_DUPLEX_FULL : GE_DUPLEX_HALF;
222 writel_relaxed(val, priv->base + GE_DUPLEX_TYPE);
223
224 val = GE_MODE_CHANGE_EN;
225 writel_relaxed(val, priv->base + GE_MODE_CHANGE_REG);
226}
227
228static void hip04_reset_ppe(struct hip04_priv *priv)
229{
230 u32 val, tmp, timeout = 0;
231
232 do {
233 regmap_read(priv->map, priv->port * 4 + PPE_CURR_BUF_CNT, &val);
234 regmap_read(priv->map, priv->port * 4 + PPE_CFG_RX_ADDR, &tmp);
235 if (timeout++ > RESET_TIMEOUT)
236 break;
237 } while (val & 0xfff);
238}
239
240static void hip04_config_fifo(struct hip04_priv *priv)
241{
242 u32 val;
243
244 val = readl_relaxed(priv->base + PPE_CFG_STS_MODE);
245 val |= PPE_CFG_STS_RX_PKT_CNT_RC;
246 writel_relaxed(val, priv->base + PPE_CFG_STS_MODE);
247
248 val = BIT(priv->port);
249 regmap_write(priv->map, priv->port * 4 + PPE_CFG_POOL_GRP, val);
250
251 val = priv->port << PPE_CFG_QOS_VMID_GRP_SHIFT;
252 val |= PPE_CFG_QOS_VMID_MODE;
253 writel_relaxed(val, priv->base + PPE_CFG_QOS_VMID_GEN);
254
255 val = RX_BUF_SIZE;
256 regmap_write(priv->map, priv->port * 4 + PPE_CFG_RX_BUF_SIZE, val);
257
258 val = RX_DESC_NUM << PPE_CFG_RX_DEPTH_SHIFT;
259 val |= PPE_CFG_RX_FIFO_FSFU;
260 val |= priv->chan << PPE_CFG_RX_START_SHIFT;
261 regmap_write(priv->map, priv->port * 4 + PPE_CFG_RX_FIFO_SIZE, val);
262
263 val = NET_IP_ALIGN << PPE_CFG_RX_CTRL_ALIGN_SHIFT;
264 writel_relaxed(val, priv->base + PPE_CFG_RX_CTRL_REG);
265
266 val = PPE_CFG_RX_PKT_ALIGN;
267 writel_relaxed(val, priv->base + PPE_CFG_RX_PKT_MODE_REG);
268
269 val = PPE_CFG_BUS_LOCAL_REL | PPE_CFG_BUS_BIG_ENDIEN;
270 writel_relaxed(val, priv->base + PPE_CFG_BUS_CTRL_REG);
271
272 val = GMAC_PPE_RX_PKT_MAX_LEN;
273 writel_relaxed(val, priv->base + PPE_CFG_MAX_FRAME_LEN_REG);
274
275 val = GMAC_MAX_PKT_LEN;
276 writel_relaxed(val, priv->base + GE_MAX_FRM_SIZE_REG);
277
278 val = GMAC_MIN_PKT_LEN;
279 writel_relaxed(val, priv->base + GE_SHORT_RUNTS_THR_REG);
280
281 val = readl_relaxed(priv->base + GE_TRANSMIT_CONTROL_REG);
282 val |= GE_TX_AUTO_NEG | GE_TX_ADD_CRC | GE_TX_SHORT_PAD_THROUGH;
283 writel_relaxed(val, priv->base + GE_TRANSMIT_CONTROL_REG);
284
285 val = GE_RX_STRIP_CRC;
286 writel_relaxed(val, priv->base + GE_CF_CRC_STRIP_REG);
287
288 val = readl_relaxed(priv->base + GE_RECV_CONTROL_REG);
289 val |= GE_RX_STRIP_PAD | GE_RX_PAD_EN;
290 writel_relaxed(val, priv->base + GE_RECV_CONTROL_REG);
291
292 val = GE_AUTO_NEG_CTL;
293 writel_relaxed(val, priv->base + GE_TX_LOCAL_PAGE_REG);
294}
295
296static void hip04_mac_enable(struct net_device *ndev)
297{
298 struct hip04_priv *priv = netdev_priv(ndev);
299 u32 val;
300
301 /* enable tx & rx */
302 val = readl_relaxed(priv->base + GE_PORT_EN);
303 val |= GE_RX_PORT_EN | GE_TX_PORT_EN;
304 writel_relaxed(val, priv->base + GE_PORT_EN);
305
306 /* clear rx int */
307 val = RCV_INT;
308 writel_relaxed(val, priv->base + PPE_RINT);
309
310 /* config recv int */
311 val = GE_RX_INT_THRESHOLD | GE_RX_TIMEOUT;
312 writel_relaxed(val, priv->base + PPE_CFG_RX_PKT_INT);
313
314 /* enable interrupt */
315 priv->reg_inten = DEF_INT_MASK;
316 writel_relaxed(priv->reg_inten, priv->base + PPE_INTEN);
317}
318
319static void hip04_mac_disable(struct net_device *ndev)
320{
321 struct hip04_priv *priv = netdev_priv(ndev);
322 u32 val;
323
324 /* disable int */
325 priv->reg_inten &= ~(DEF_INT_MASK);
326 writel_relaxed(priv->reg_inten, priv->base + PPE_INTEN);
327
328 /* disable tx & rx */
329 val = readl_relaxed(priv->base + GE_PORT_EN);
330 val &= ~(GE_RX_PORT_EN | GE_TX_PORT_EN);
331 writel_relaxed(val, priv->base + GE_PORT_EN);
332}
333
334static void hip04_set_xmit_desc(struct hip04_priv *priv, dma_addr_t phys)
335{
336 writel(phys, priv->base + PPE_CFG_CPU_ADD_ADDR);
337}
338
339static void hip04_set_recv_desc(struct hip04_priv *priv, dma_addr_t phys)
340{
341 regmap_write(priv->map, priv->port * 4 + PPE_CFG_RX_ADDR, phys);
342}
343
344static u32 hip04_recv_cnt(struct hip04_priv *priv)
345{
346 return readl(priv->base + PPE_HIS_RX_PKT_CNT);
347}
348
349static void hip04_update_mac_address(struct net_device *ndev)
350{
351 struct hip04_priv *priv = netdev_priv(ndev);
352
353 writel_relaxed(((ndev->dev_addr[0] << 8) | (ndev->dev_addr[1])),
354 priv->base + GE_STATION_MAC_ADDRESS);
355 writel_relaxed(((ndev->dev_addr[2] << 24) | (ndev->dev_addr[3] << 16) |
356 (ndev->dev_addr[4] << 8) | (ndev->dev_addr[5])),
357 priv->base + GE_STATION_MAC_ADDRESS + 4);
358}
359
360static int hip04_set_mac_address(struct net_device *ndev, void *addr)
361{
362 eth_mac_addr(ndev, addr);
363 hip04_update_mac_address(ndev);
364 return 0;
365}
366
367static int hip04_tx_reclaim(struct net_device *ndev, bool force)
368{
369 struct hip04_priv *priv = netdev_priv(ndev);
370 unsigned tx_tail = priv->tx_tail;
371 struct tx_desc *desc;
372 unsigned int bytes_compl = 0, pkts_compl = 0;
373 unsigned int count;
374
375 smp_rmb();
376 count = tx_count(READ_ONCE(priv->tx_head), tx_tail);
377 if (count == 0)
378 goto out;
379
380 while (count) {
381 desc = &priv->tx_desc[tx_tail];
382 if (desc->send_addr != 0) {
383 if (force)
384 desc->send_addr = 0;
385 else
386 break;
387 }
388
389 if (priv->tx_phys[tx_tail]) {
390 dma_unmap_single(&ndev->dev, priv->tx_phys[tx_tail],
391 priv->tx_skb[tx_tail]->len,
392 DMA_TO_DEVICE);
393 priv->tx_phys[tx_tail] = 0;
394 }
395 pkts_compl++;
396 bytes_compl += priv->tx_skb[tx_tail]->len;
397 dev_kfree_skb(priv->tx_skb[tx_tail]);
398 priv->tx_skb[tx_tail] = NULL;
399 tx_tail = TX_NEXT(tx_tail);
400 count--;
401 }
402
403 priv->tx_tail = tx_tail;
404 smp_wmb(); /* Ensure tx_tail visible to xmit */
405
406out:
407 if (pkts_compl || bytes_compl)
408 netdev_completed_queue(ndev, pkts_compl, bytes_compl);
409
410 if (unlikely(netif_queue_stopped(ndev)) && (count < (TX_DESC_NUM - 1)))
411 netif_wake_queue(ndev);
412
413 return count;
414}
415
416static void hip04_start_tx_timer(struct hip04_priv *priv)
417{
418 unsigned long ns = priv->tx_coalesce_usecs * NSEC_PER_USEC / 2;
419
420 /* allow timer to fire after half the time at the earliest */
421 hrtimer_start_range_ns(&priv->tx_coalesce_timer, ns_to_ktime(ns),
422 ns, HRTIMER_MODE_REL);
423}
424
425static int hip04_mac_start_xmit(struct sk_buff *skb, struct net_device *ndev)
426{
427 struct hip04_priv *priv = netdev_priv(ndev);
428 struct net_device_stats *stats = &ndev->stats;
429 unsigned int tx_head = priv->tx_head, count;
430 struct tx_desc *desc = &priv->tx_desc[tx_head];
431 dma_addr_t phys;
432
433 smp_rmb();
434 count = tx_count(tx_head, READ_ONCE(priv->tx_tail));
435 if (count == (TX_DESC_NUM - 1)) {
436 netif_stop_queue(ndev);
437 return NETDEV_TX_BUSY;
438 }
439
440 phys = dma_map_single(&ndev->dev, skb->data, skb->len, DMA_TO_DEVICE);
441 if (dma_mapping_error(&ndev->dev, phys)) {
442 dev_kfree_skb(skb);
443 return NETDEV_TX_OK;
444 }
445
446 priv->tx_skb[tx_head] = skb;
447 priv->tx_phys[tx_head] = phys;
448 desc->send_addr = cpu_to_be32(phys);
449 desc->send_size = cpu_to_be32(skb->len);
450 desc->cfg = cpu_to_be32(TX_CLEAR_WB | TX_FINISH_CACHE_INV);
451 phys = priv->tx_desc_dma + tx_head * sizeof(struct tx_desc);
452 desc->wb_addr = cpu_to_be32(phys);
453 skb_tx_timestamp(skb);
454
455 hip04_set_xmit_desc(priv, phys);
456 priv->tx_head = TX_NEXT(tx_head);
457 count++;
458 netdev_sent_queue(ndev, skb->len);
459
460 stats->tx_bytes += skb->len;
461 stats->tx_packets++;
462
463 /* Ensure tx_head update visible to tx reclaim */
464 smp_wmb();
465
466 /* queue is getting full, better start cleaning up now */
467 if (count >= priv->tx_coalesce_frames) {
468 if (napi_schedule_prep(&priv->napi)) {
469 /* disable rx interrupt and timer */
470 priv->reg_inten &= ~(RCV_INT);
471 writel_relaxed(DEF_INT_MASK & ~RCV_INT,
472 priv->base + PPE_INTEN);
473 hrtimer_cancel(&priv->tx_coalesce_timer);
474 __napi_schedule(&priv->napi);
475 }
476 } else if (!hrtimer_is_queued(&priv->tx_coalesce_timer)) {
477 /* cleanup not pending yet, start a new timer */
478 hip04_start_tx_timer(priv);
479 }
480
481 return NETDEV_TX_OK;
482}
483
484static int hip04_rx_poll(struct napi_struct *napi, int budget)
485{
486 struct hip04_priv *priv = container_of(napi, struct hip04_priv, napi);
487 struct net_device *ndev = priv->ndev;
488 struct net_device_stats *stats = &ndev->stats;
489 unsigned int cnt = hip04_recv_cnt(priv);
490 struct rx_desc *desc;
491 struct sk_buff *skb;
492 unsigned char *buf;
493 bool last = false;
494 dma_addr_t phys;
495 int rx = 0;
496 int tx_remaining;
497 u16 len;
498 u32 err;
499
500 while (cnt && !last) {
501 buf = priv->rx_buf[priv->rx_head];
502 skb = build_skb(buf, priv->rx_buf_size);
503 if (unlikely(!skb)) {
504 net_dbg_ratelimited("build_skb failed\n");
505 goto refill;
506 }
507
508 dma_unmap_single(&ndev->dev, priv->rx_phys[priv->rx_head],
509 RX_BUF_SIZE, DMA_FROM_DEVICE);
510 priv->rx_phys[priv->rx_head] = 0;
511
512 desc = (struct rx_desc *)skb->data;
513 len = be16_to_cpu(desc->pkt_len);
514 err = be32_to_cpu(desc->pkt_err);
515
516 if (0 == len) {
517 dev_kfree_skb_any(skb);
518 last = true;
519 } else if ((err & RX_PKT_ERR) || (len >= GMAC_MAX_PKT_LEN)) {
520 dev_kfree_skb_any(skb);
521 stats->rx_dropped++;
522 stats->rx_errors++;
523 } else {
524 skb_reserve(skb, NET_SKB_PAD + NET_IP_ALIGN);
525 skb_put(skb, len);
526 skb->protocol = eth_type_trans(skb, ndev);
527 napi_gro_receive(&priv->napi, skb);
528 stats->rx_packets++;
529 stats->rx_bytes += len;
530 rx++;
531 }
532
533refill:
534 buf = netdev_alloc_frag(priv->rx_buf_size);
535 if (!buf)
536 goto done;
537 phys = dma_map_single(&ndev->dev, buf,
538 RX_BUF_SIZE, DMA_FROM_DEVICE);
539 if (dma_mapping_error(&ndev->dev, phys))
540 goto done;
541 priv->rx_buf[priv->rx_head] = buf;
542 priv->rx_phys[priv->rx_head] = phys;
543 hip04_set_recv_desc(priv, phys);
544
545 priv->rx_head = RX_NEXT(priv->rx_head);
546 if (rx >= budget)
547 goto done;
548
549 if (--cnt == 0)
550 cnt = hip04_recv_cnt(priv);
551 }
552
553 if (!(priv->reg_inten & RCV_INT)) {
554 /* enable rx interrupt */
555 priv->reg_inten |= RCV_INT;
556 writel_relaxed(priv->reg_inten, priv->base + PPE_INTEN);
557 }
558 napi_complete_done(napi, rx);
559done:
560 /* clean up tx descriptors and start a new timer if necessary */
561 tx_remaining = hip04_tx_reclaim(ndev, false);
562 if (rx < budget && tx_remaining)
563 hip04_start_tx_timer(priv);
564
565 return rx;
566}
567
568static irqreturn_t hip04_mac_interrupt(int irq, void *dev_id)
569{
570 struct net_device *ndev = (struct net_device *)dev_id;
571 struct hip04_priv *priv = netdev_priv(ndev);
572 struct net_device_stats *stats = &ndev->stats;
573 u32 ists = readl_relaxed(priv->base + PPE_INTSTS);
574
575 if (!ists)
576 return IRQ_NONE;
577
578 writel_relaxed(DEF_INT_MASK, priv->base + PPE_RINT);
579
580 if (unlikely(ists & DEF_INT_ERR)) {
581 if (ists & (RCV_NOBUF | RCV_DROP)) {
582 stats->rx_errors++;
583 stats->rx_dropped++;
584 netdev_err(ndev, "rx drop\n");
585 }
586 if (ists & TX_DROP) {
587 stats->tx_dropped++;
588 netdev_err(ndev, "tx drop\n");
589 }
590 }
591
592 if (ists & RCV_INT && napi_schedule_prep(&priv->napi)) {
593 /* disable rx interrupt */
594 priv->reg_inten &= ~(RCV_INT);
595 writel_relaxed(DEF_INT_MASK & ~RCV_INT, priv->base + PPE_INTEN);
596 hrtimer_cancel(&priv->tx_coalesce_timer);
597 __napi_schedule(&priv->napi);
598 }
599
600 return IRQ_HANDLED;
601}
602
603static enum hrtimer_restart tx_done(struct hrtimer *hrtimer)
604{
605 struct hip04_priv *priv;
606
607 priv = container_of(hrtimer, struct hip04_priv, tx_coalesce_timer);
608
609 if (napi_schedule_prep(&priv->napi)) {
610 /* disable rx interrupt */
611 priv->reg_inten &= ~(RCV_INT);
612 writel_relaxed(DEF_INT_MASK & ~RCV_INT, priv->base + PPE_INTEN);
613 __napi_schedule(&priv->napi);
614 }
615
616 return HRTIMER_NORESTART;
617}
618
619static void hip04_adjust_link(struct net_device *ndev)
620{
621 struct hip04_priv *priv = netdev_priv(ndev);
622 struct phy_device *phy = priv->phy;
623
624 if ((priv->speed != phy->speed) || (priv->duplex != phy->duplex)) {
625 hip04_config_port(ndev, phy->speed, phy->duplex);
626 phy_print_status(phy);
627 }
628}
629
630static int hip04_mac_open(struct net_device *ndev)
631{
632 struct hip04_priv *priv = netdev_priv(ndev);
633 int i;
634
635 priv->rx_head = 0;
636 priv->tx_head = 0;
637 priv->tx_tail = 0;
638 hip04_reset_ppe(priv);
639
640 for (i = 0; i < RX_DESC_NUM; i++) {
641 dma_addr_t phys;
642
643 phys = dma_map_single(&ndev->dev, priv->rx_buf[i],
644 RX_BUF_SIZE, DMA_FROM_DEVICE);
645 if (dma_mapping_error(&ndev->dev, phys))
646 return -EIO;
647
648 priv->rx_phys[i] = phys;
649 hip04_set_recv_desc(priv, phys);
650 }
651
652 if (priv->phy)
653 phy_start(priv->phy);
654
655 netdev_reset_queue(ndev);
656 netif_start_queue(ndev);
657 hip04_mac_enable(ndev);
658 napi_enable(&priv->napi);
659
660 return 0;
661}
662
663static int hip04_mac_stop(struct net_device *ndev)
664{
665 struct hip04_priv *priv = netdev_priv(ndev);
666 int i;
667
668 napi_disable(&priv->napi);
669 netif_stop_queue(ndev);
670 hip04_mac_disable(ndev);
671 hip04_tx_reclaim(ndev, true);
672 hip04_reset_ppe(priv);
673
674 if (priv->phy)
675 phy_stop(priv->phy);
676
677 for (i = 0; i < RX_DESC_NUM; i++) {
678 if (priv->rx_phys[i]) {
679 dma_unmap_single(&ndev->dev, priv->rx_phys[i],
680 RX_BUF_SIZE, DMA_FROM_DEVICE);
681 priv->rx_phys[i] = 0;
682 }
683 }
684
685 return 0;
686}
687
688static void hip04_timeout(struct net_device *ndev)
689{
690 struct hip04_priv *priv = netdev_priv(ndev);
691
692 schedule_work(&priv->tx_timeout_task);
693}
694
695static void hip04_tx_timeout_task(struct work_struct *work)
696{
697 struct hip04_priv *priv;
698
699 priv = container_of(work, struct hip04_priv, tx_timeout_task);
700 hip04_mac_stop(priv->ndev);
701 hip04_mac_open(priv->ndev);
702}
703
704static int hip04_get_coalesce(struct net_device *netdev,
705 struct ethtool_coalesce *ec)
706{
707 struct hip04_priv *priv = netdev_priv(netdev);
708
709 ec->tx_coalesce_usecs = priv->tx_coalesce_usecs;
710 ec->tx_max_coalesced_frames = priv->tx_coalesce_frames;
711
712 return 0;
713}
714
715static int hip04_set_coalesce(struct net_device *netdev,
716 struct ethtool_coalesce *ec)
717{
718 struct hip04_priv *priv = netdev_priv(netdev);
719
720 /* Check not supported parameters */
721 if ((ec->rx_max_coalesced_frames) || (ec->rx_coalesce_usecs_irq) ||
722 (ec->rx_max_coalesced_frames_irq) || (ec->tx_coalesce_usecs_irq) ||
723 (ec->use_adaptive_rx_coalesce) || (ec->use_adaptive_tx_coalesce) ||
724 (ec->pkt_rate_low) || (ec->rx_coalesce_usecs_low) ||
725 (ec->rx_max_coalesced_frames_low) || (ec->tx_coalesce_usecs_high) ||
726 (ec->tx_max_coalesced_frames_low) || (ec->pkt_rate_high) ||
727 (ec->tx_coalesce_usecs_low) || (ec->rx_coalesce_usecs_high) ||
728 (ec->rx_max_coalesced_frames_high) || (ec->rx_coalesce_usecs) ||
729 (ec->tx_max_coalesced_frames_irq) ||
730 (ec->stats_block_coalesce_usecs) ||
731 (ec->tx_max_coalesced_frames_high) || (ec->rate_sample_interval))
732 return -EOPNOTSUPP;
733
734 if ((ec->tx_coalesce_usecs > HIP04_MAX_TX_COALESCE_USECS ||
735 ec->tx_coalesce_usecs < HIP04_MIN_TX_COALESCE_USECS) ||
736 (ec->tx_max_coalesced_frames > HIP04_MAX_TX_COALESCE_FRAMES ||
737 ec->tx_max_coalesced_frames < HIP04_MIN_TX_COALESCE_FRAMES))
738 return -EINVAL;
739
740 priv->tx_coalesce_usecs = ec->tx_coalesce_usecs;
741 priv->tx_coalesce_frames = ec->tx_max_coalesced_frames;
742
743 return 0;
744}
745
746static void hip04_get_drvinfo(struct net_device *netdev,
747 struct ethtool_drvinfo *drvinfo)
748{
749 strlcpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
750 strlcpy(drvinfo->version, DRV_VERSION, sizeof(drvinfo->version));
751}
752
753static const struct ethtool_ops hip04_ethtool_ops = {
754 .get_coalesce = hip04_get_coalesce,
755 .set_coalesce = hip04_set_coalesce,
756 .get_drvinfo = hip04_get_drvinfo,
757};
758
759static const struct net_device_ops hip04_netdev_ops = {
760 .ndo_open = hip04_mac_open,
761 .ndo_stop = hip04_mac_stop,
762 .ndo_start_xmit = hip04_mac_start_xmit,
763 .ndo_set_mac_address = hip04_set_mac_address,
764 .ndo_tx_timeout = hip04_timeout,
765 .ndo_validate_addr = eth_validate_addr,
766};
767
768static int hip04_alloc_ring(struct net_device *ndev, struct device *d)
769{
770 struct hip04_priv *priv = netdev_priv(ndev);
771 int i;
772
773 priv->tx_desc = dma_alloc_coherent(d,
774 TX_DESC_NUM * sizeof(struct tx_desc),
775 &priv->tx_desc_dma, GFP_KERNEL);
776 if (!priv->tx_desc)
777 return -ENOMEM;
778
779 priv->rx_buf_size = RX_BUF_SIZE +
780 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
781 for (i = 0; i < RX_DESC_NUM; i++) {
782 priv->rx_buf[i] = netdev_alloc_frag(priv->rx_buf_size);
783 if (!priv->rx_buf[i])
784 return -ENOMEM;
785 }
786
787 return 0;
788}
789
790static void hip04_free_ring(struct net_device *ndev, struct device *d)
791{
792 struct hip04_priv *priv = netdev_priv(ndev);
793 int i;
794
795 for (i = 0; i < RX_DESC_NUM; i++)
796 if (priv->rx_buf[i])
797 skb_free_frag(priv->rx_buf[i]);
798
799 for (i = 0; i < TX_DESC_NUM; i++)
800 if (priv->tx_skb[i])
801 dev_kfree_skb_any(priv->tx_skb[i]);
802
803 dma_free_coherent(d, TX_DESC_NUM * sizeof(struct tx_desc),
804 priv->tx_desc, priv->tx_desc_dma);
805}
806
807static int hip04_mac_probe(struct platform_device *pdev)
808{
809 struct device *d = &pdev->dev;
810 struct device_node *node = d->of_node;
811 struct of_phandle_args arg;
812 struct net_device *ndev;
813 struct hip04_priv *priv;
814 struct resource *res;
815 int irq;
816 int ret;
817
818 ndev = alloc_etherdev(sizeof(struct hip04_priv));
819 if (!ndev)
820 return -ENOMEM;
821
822 priv = netdev_priv(ndev);
823 priv->ndev = ndev;
824 platform_set_drvdata(pdev, ndev);
825 SET_NETDEV_DEV(ndev, &pdev->dev);
826
827 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
828 priv->base = devm_ioremap_resource(d, res);
829 if (IS_ERR(priv->base)) {
830 ret = PTR_ERR(priv->base);
831 goto init_fail;
832 }
833
834 ret = of_parse_phandle_with_fixed_args(node, "port-handle", 2, 0, &arg);
835 if (ret < 0) {
836 dev_warn(d, "no port-handle\n");
837 goto init_fail;
838 }
839
840 priv->port = arg.args[0];
841 priv->chan = arg.args[1] * RX_DESC_NUM;
842
843 hrtimer_init(&priv->tx_coalesce_timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
844
845 /* BQL will try to keep the TX queue as short as possible, but it can't
846 * be faster than tx_coalesce_usecs, so we need a fast timeout here,
847 * but also long enough to gather up enough frames to ensure we don't
848 * get more interrupts than necessary.
849 * 200us is enough for 16 frames of 1500 bytes at gigabit ethernet rate
850 */
851 priv->tx_coalesce_frames = TX_DESC_NUM * 3 / 4;
852 priv->tx_coalesce_usecs = 200;
853 priv->tx_coalesce_timer.function = tx_done;
854
855 priv->map = syscon_node_to_regmap(arg.np);
856 if (IS_ERR(priv->map)) {
857 dev_warn(d, "no syscon hisilicon,hip04-ppe\n");
858 ret = PTR_ERR(priv->map);
859 goto init_fail;
860 }
861
862 priv->phy_mode = of_get_phy_mode(node);
863 if (priv->phy_mode < 0) {
864 dev_warn(d, "not find phy-mode\n");
865 ret = -EINVAL;
866 goto init_fail;
867 }
868
869 irq = platform_get_irq(pdev, 0);
870 if (irq <= 0) {
871 ret = -EINVAL;
872 goto init_fail;
873 }
874
875 ret = devm_request_irq(d, irq, hip04_mac_interrupt,
876 0, pdev->name, ndev);
877 if (ret) {
878 netdev_err(ndev, "devm_request_irq failed\n");
879 goto init_fail;
880 }
881
882 priv->phy_node = of_parse_phandle(node, "phy-handle", 0);
883 if (priv->phy_node) {
884 priv->phy = of_phy_connect(ndev, priv->phy_node,
885 &hip04_adjust_link,
886 0, priv->phy_mode);
887 if (!priv->phy) {
888 ret = -EPROBE_DEFER;
889 goto init_fail;
890 }
891 }
892
893 INIT_WORK(&priv->tx_timeout_task, hip04_tx_timeout_task);
894
895 ndev->netdev_ops = &hip04_netdev_ops;
896 ndev->ethtool_ops = &hip04_ethtool_ops;
897 ndev->watchdog_timeo = TX_TIMEOUT;
898 ndev->priv_flags |= IFF_UNICAST_FLT;
899 ndev->irq = irq;
900 netif_napi_add(ndev, &priv->napi, hip04_rx_poll, NAPI_POLL_WEIGHT);
901
902 hip04_reset_ppe(priv);
903 if (priv->phy_mode == PHY_INTERFACE_MODE_MII)
904 hip04_config_port(ndev, SPEED_100, DUPLEX_FULL);
905
906 hip04_config_fifo(priv);
907 random_ether_addr(ndev->dev_addr);
908 hip04_update_mac_address(ndev);
909
910 ret = hip04_alloc_ring(ndev, d);
911 if (ret) {
912 netdev_err(ndev, "alloc ring fail\n");
913 goto alloc_fail;
914 }
915
916 ret = register_netdev(ndev);
917 if (ret) {
918 free_netdev(ndev);
919 goto alloc_fail;
920 }
921
922 return 0;
923
924alloc_fail:
925 hip04_free_ring(ndev, d);
926init_fail:
927 of_node_put(priv->phy_node);
928 free_netdev(ndev);
929 return ret;
930}
931
932static int hip04_remove(struct platform_device *pdev)
933{
934 struct net_device *ndev = platform_get_drvdata(pdev);
935 struct hip04_priv *priv = netdev_priv(ndev);
936 struct device *d = &pdev->dev;
937
938 if (priv->phy)
939 phy_disconnect(priv->phy);
940
941 hip04_free_ring(ndev, d);
942 unregister_netdev(ndev);
943 free_irq(ndev->irq, ndev);
944 of_node_put(priv->phy_node);
945 cancel_work_sync(&priv->tx_timeout_task);
946 free_netdev(ndev);
947
948 return 0;
949}
950
951static const struct of_device_id hip04_mac_match[] = {
952 { .compatible = "hisilicon,hip04-mac" },
953 { }
954};
955
956MODULE_DEVICE_TABLE(of, hip04_mac_match);
957
958static struct platform_driver hip04_mac_driver = {
959 .probe = hip04_mac_probe,
960 .remove = hip04_remove,
961 .driver = {
962 .name = DRV_NAME,
963 .of_match_table = hip04_mac_match,
964 },
965};
966module_platform_driver(hip04_mac_driver);
967
968MODULE_DESCRIPTION("HISILICON P04 Ethernet driver");
969MODULE_LICENSE("GPL");