Loading...
1/*
2 * Netburst Performance Events (P4, old Xeon)
3 */
4
5#ifndef PERF_EVENT_P4_H
6#define PERF_EVENT_P4_H
7
8#include <linux/cpu.h>
9#include <linux/bitops.h>
10
11/*
12 * NetBurst has performance MSRs shared between
13 * threads if HT is turned on, ie for both logical
14 * processors (mem: in turn in Atom with HT support
15 * perf-MSRs are not shared and every thread has its
16 * own perf-MSRs set)
17 */
18#define ARCH_P4_TOTAL_ESCR (46)
19#define ARCH_P4_RESERVED_ESCR (2) /* IQ_ESCR(0,1) not always present */
20#define ARCH_P4_MAX_ESCR (ARCH_P4_TOTAL_ESCR - ARCH_P4_RESERVED_ESCR)
21#define ARCH_P4_MAX_CCCR (18)
22
23#define ARCH_P4_CNTRVAL_BITS (40)
24#define ARCH_P4_CNTRVAL_MASK ((1ULL << ARCH_P4_CNTRVAL_BITS) - 1)
25#define ARCH_P4_UNFLAGGED_BIT ((1ULL) << (ARCH_P4_CNTRVAL_BITS - 1))
26
27#define P4_ESCR_EVENT_MASK 0x7e000000ULL
28#define P4_ESCR_EVENT_SHIFT 25
29#define P4_ESCR_EVENTMASK_MASK 0x01fffe00ULL
30#define P4_ESCR_EVENTMASK_SHIFT 9
31#define P4_ESCR_TAG_MASK 0x000001e0ULL
32#define P4_ESCR_TAG_SHIFT 5
33#define P4_ESCR_TAG_ENABLE 0x00000010ULL
34#define P4_ESCR_T0_OS 0x00000008ULL
35#define P4_ESCR_T0_USR 0x00000004ULL
36#define P4_ESCR_T1_OS 0x00000002ULL
37#define P4_ESCR_T1_USR 0x00000001ULL
38
39#define P4_ESCR_EVENT(v) ((v) << P4_ESCR_EVENT_SHIFT)
40#define P4_ESCR_EMASK(v) ((v) << P4_ESCR_EVENTMASK_SHIFT)
41#define P4_ESCR_TAG(v) ((v) << P4_ESCR_TAG_SHIFT)
42
43#define P4_CCCR_OVF 0x80000000ULL
44#define P4_CCCR_CASCADE 0x40000000ULL
45#define P4_CCCR_OVF_PMI_T0 0x04000000ULL
46#define P4_CCCR_OVF_PMI_T1 0x08000000ULL
47#define P4_CCCR_FORCE_OVF 0x02000000ULL
48#define P4_CCCR_EDGE 0x01000000ULL
49#define P4_CCCR_THRESHOLD_MASK 0x00f00000ULL
50#define P4_CCCR_THRESHOLD_SHIFT 20
51#define P4_CCCR_COMPLEMENT 0x00080000ULL
52#define P4_CCCR_COMPARE 0x00040000ULL
53#define P4_CCCR_ESCR_SELECT_MASK 0x0000e000ULL
54#define P4_CCCR_ESCR_SELECT_SHIFT 13
55#define P4_CCCR_ENABLE 0x00001000ULL
56#define P4_CCCR_THREAD_SINGLE 0x00010000ULL
57#define P4_CCCR_THREAD_BOTH 0x00020000ULL
58#define P4_CCCR_THREAD_ANY 0x00030000ULL
59#define P4_CCCR_RESERVED 0x00000fffULL
60
61#define P4_CCCR_THRESHOLD(v) ((v) << P4_CCCR_THRESHOLD_SHIFT)
62#define P4_CCCR_ESEL(v) ((v) << P4_CCCR_ESCR_SELECT_SHIFT)
63
64#define P4_GEN_ESCR_EMASK(class, name, bit) \
65 class##__##name = ((1ULL << bit) << P4_ESCR_EVENTMASK_SHIFT)
66#define P4_ESCR_EMASK_BIT(class, name) class##__##name
67
68/*
69 * config field is 64bit width and consists of
70 * HT << 63 | ESCR << 32 | CCCR
71 * where HT is HyperThreading bit (since ESCR
72 * has it reserved we may use it for own purpose)
73 *
74 * note that this is NOT the addresses of respective
75 * ESCR and CCCR but rather an only packed value should
76 * be unpacked and written to a proper addresses
77 *
78 * the base idea is to pack as much info as possible
79 */
80#define p4_config_pack_escr(v) (((u64)(v)) << 32)
81#define p4_config_pack_cccr(v) (((u64)(v)) & 0xffffffffULL)
82#define p4_config_unpack_escr(v) (((u64)(v)) >> 32)
83#define p4_config_unpack_cccr(v) (((u64)(v)) & 0xffffffffULL)
84
85#define p4_config_unpack_emask(v) \
86 ({ \
87 u32 t = p4_config_unpack_escr((v)); \
88 t = t & P4_ESCR_EVENTMASK_MASK; \
89 t = t >> P4_ESCR_EVENTMASK_SHIFT; \
90 t; \
91 })
92
93#define p4_config_unpack_event(v) \
94 ({ \
95 u32 t = p4_config_unpack_escr((v)); \
96 t = t & P4_ESCR_EVENT_MASK; \
97 t = t >> P4_ESCR_EVENT_SHIFT; \
98 t; \
99 })
100
101#define P4_CONFIG_HT_SHIFT 63
102#define P4_CONFIG_HT (1ULL << P4_CONFIG_HT_SHIFT)
103
104/*
105 * If an event has alias it should be marked
106 * with a special bit. (Don't forget to check
107 * P4_PEBS_CONFIG_MASK and related bits on
108 * modification.)
109 */
110#define P4_CONFIG_ALIASABLE (1ULL << 9)
111
112/*
113 * The bits we allow to pass for RAW events
114 */
115#define P4_CONFIG_MASK_ESCR \
116 P4_ESCR_EVENT_MASK | \
117 P4_ESCR_EVENTMASK_MASK | \
118 P4_ESCR_TAG_MASK | \
119 P4_ESCR_TAG_ENABLE
120
121#define P4_CONFIG_MASK_CCCR \
122 P4_CCCR_EDGE | \
123 P4_CCCR_THRESHOLD_MASK | \
124 P4_CCCR_COMPLEMENT | \
125 P4_CCCR_COMPARE | \
126 P4_CCCR_THREAD_ANY | \
127 P4_CCCR_RESERVED
128
129/* some dangerous bits are reserved for kernel internals */
130#define P4_CONFIG_MASK \
131 (p4_config_pack_escr(P4_CONFIG_MASK_ESCR)) | \
132 (p4_config_pack_cccr(P4_CONFIG_MASK_CCCR))
133
134/*
135 * In case of event aliasing we need to preserve some
136 * caller bits, otherwise the mapping won't be complete.
137 */
138#define P4_CONFIG_EVENT_ALIAS_MASK \
139 (p4_config_pack_escr(P4_CONFIG_MASK_ESCR) | \
140 p4_config_pack_cccr(P4_CCCR_EDGE | \
141 P4_CCCR_THRESHOLD_MASK | \
142 P4_CCCR_COMPLEMENT | \
143 P4_CCCR_COMPARE))
144
145#define P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS \
146 ((P4_CONFIG_HT) | \
147 p4_config_pack_escr(P4_ESCR_T0_OS | \
148 P4_ESCR_T0_USR | \
149 P4_ESCR_T1_OS | \
150 P4_ESCR_T1_USR) | \
151 p4_config_pack_cccr(P4_CCCR_OVF | \
152 P4_CCCR_CASCADE | \
153 P4_CCCR_FORCE_OVF | \
154 P4_CCCR_THREAD_ANY | \
155 P4_CCCR_OVF_PMI_T0 | \
156 P4_CCCR_OVF_PMI_T1 | \
157 P4_CONFIG_ALIASABLE))
158
159static inline bool p4_is_event_cascaded(u64 config)
160{
161 u32 cccr = p4_config_unpack_cccr(config);
162 return !!(cccr & P4_CCCR_CASCADE);
163}
164
165static inline int p4_ht_config_thread(u64 config)
166{
167 return !!(config & P4_CONFIG_HT);
168}
169
170static inline u64 p4_set_ht_bit(u64 config)
171{
172 return config | P4_CONFIG_HT;
173}
174
175static inline u64 p4_clear_ht_bit(u64 config)
176{
177 return config & ~P4_CONFIG_HT;
178}
179
180static inline int p4_ht_active(void)
181{
182#ifdef CONFIG_SMP
183 return smp_num_siblings > 1;
184#endif
185 return 0;
186}
187
188static inline int p4_ht_thread(int cpu)
189{
190#ifdef CONFIG_SMP
191 if (smp_num_siblings == 2)
192 return cpu != cpumask_first(this_cpu_cpumask_var_ptr(cpu_sibling_map));
193#endif
194 return 0;
195}
196
197static inline int p4_should_swap_ts(u64 config, int cpu)
198{
199 return p4_ht_config_thread(config) ^ p4_ht_thread(cpu);
200}
201
202static inline u32 p4_default_cccr_conf(int cpu)
203{
204 /*
205 * Note that P4_CCCR_THREAD_ANY is "required" on
206 * non-HT machines (on HT machines we count TS events
207 * regardless the state of second logical processor
208 */
209 u32 cccr = P4_CCCR_THREAD_ANY;
210
211 if (!p4_ht_thread(cpu))
212 cccr |= P4_CCCR_OVF_PMI_T0;
213 else
214 cccr |= P4_CCCR_OVF_PMI_T1;
215
216 return cccr;
217}
218
219static inline u32 p4_default_escr_conf(int cpu, int exclude_os, int exclude_usr)
220{
221 u32 escr = 0;
222
223 if (!p4_ht_thread(cpu)) {
224 if (!exclude_os)
225 escr |= P4_ESCR_T0_OS;
226 if (!exclude_usr)
227 escr |= P4_ESCR_T0_USR;
228 } else {
229 if (!exclude_os)
230 escr |= P4_ESCR_T1_OS;
231 if (!exclude_usr)
232 escr |= P4_ESCR_T1_USR;
233 }
234
235 return escr;
236}
237
238/*
239 * This are the events which should be used in "Event Select"
240 * field of ESCR register, they are like unique keys which allow
241 * the kernel to determinate which CCCR and COUNTER should be
242 * used to track an event
243 */
244enum P4_EVENTS {
245 P4_EVENT_TC_DELIVER_MODE,
246 P4_EVENT_BPU_FETCH_REQUEST,
247 P4_EVENT_ITLB_REFERENCE,
248 P4_EVENT_MEMORY_CANCEL,
249 P4_EVENT_MEMORY_COMPLETE,
250 P4_EVENT_LOAD_PORT_REPLAY,
251 P4_EVENT_STORE_PORT_REPLAY,
252 P4_EVENT_MOB_LOAD_REPLAY,
253 P4_EVENT_PAGE_WALK_TYPE,
254 P4_EVENT_BSQ_CACHE_REFERENCE,
255 P4_EVENT_IOQ_ALLOCATION,
256 P4_EVENT_IOQ_ACTIVE_ENTRIES,
257 P4_EVENT_FSB_DATA_ACTIVITY,
258 P4_EVENT_BSQ_ALLOCATION,
259 P4_EVENT_BSQ_ACTIVE_ENTRIES,
260 P4_EVENT_SSE_INPUT_ASSIST,
261 P4_EVENT_PACKED_SP_UOP,
262 P4_EVENT_PACKED_DP_UOP,
263 P4_EVENT_SCALAR_SP_UOP,
264 P4_EVENT_SCALAR_DP_UOP,
265 P4_EVENT_64BIT_MMX_UOP,
266 P4_EVENT_128BIT_MMX_UOP,
267 P4_EVENT_X87_FP_UOP,
268 P4_EVENT_TC_MISC,
269 P4_EVENT_GLOBAL_POWER_EVENTS,
270 P4_EVENT_TC_MS_XFER,
271 P4_EVENT_UOP_QUEUE_WRITES,
272 P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE,
273 P4_EVENT_RETIRED_BRANCH_TYPE,
274 P4_EVENT_RESOURCE_STALL,
275 P4_EVENT_WC_BUFFER,
276 P4_EVENT_B2B_CYCLES,
277 P4_EVENT_BNR,
278 P4_EVENT_SNOOP,
279 P4_EVENT_RESPONSE,
280 P4_EVENT_FRONT_END_EVENT,
281 P4_EVENT_EXECUTION_EVENT,
282 P4_EVENT_REPLAY_EVENT,
283 P4_EVENT_INSTR_RETIRED,
284 P4_EVENT_UOPS_RETIRED,
285 P4_EVENT_UOP_TYPE,
286 P4_EVENT_BRANCH_RETIRED,
287 P4_EVENT_MISPRED_BRANCH_RETIRED,
288 P4_EVENT_X87_ASSIST,
289 P4_EVENT_MACHINE_CLEAR,
290 P4_EVENT_INSTR_COMPLETED,
291};
292
293#define P4_OPCODE(event) event##_OPCODE
294#define P4_OPCODE_ESEL(opcode) ((opcode & 0x00ff) >> 0)
295#define P4_OPCODE_EVNT(opcode) ((opcode & 0xff00) >> 8)
296#define P4_OPCODE_PACK(event, sel) (((event) << 8) | sel)
297
298/*
299 * Comments below the event represent ESCR restriction
300 * for this event and counter index per ESCR
301 *
302 * MSR_P4_IQ_ESCR0 and MSR_P4_IQ_ESCR1 are available only on early
303 * processor builds (family 0FH, models 01H-02H). These MSRs
304 * are not available on later versions, so that we don't use
305 * them completely
306 *
307 * Also note that CCCR1 do not have P4_CCCR_ENABLE bit properly
308 * working so that we should not use this CCCR and respective
309 * counter as result
310 */
311enum P4_EVENT_OPCODES {
312 P4_OPCODE(P4_EVENT_TC_DELIVER_MODE) = P4_OPCODE_PACK(0x01, 0x01),
313 /*
314 * MSR_P4_TC_ESCR0: 4, 5
315 * MSR_P4_TC_ESCR1: 6, 7
316 */
317
318 P4_OPCODE(P4_EVENT_BPU_FETCH_REQUEST) = P4_OPCODE_PACK(0x03, 0x00),
319 /*
320 * MSR_P4_BPU_ESCR0: 0, 1
321 * MSR_P4_BPU_ESCR1: 2, 3
322 */
323
324 P4_OPCODE(P4_EVENT_ITLB_REFERENCE) = P4_OPCODE_PACK(0x18, 0x03),
325 /*
326 * MSR_P4_ITLB_ESCR0: 0, 1
327 * MSR_P4_ITLB_ESCR1: 2, 3
328 */
329
330 P4_OPCODE(P4_EVENT_MEMORY_CANCEL) = P4_OPCODE_PACK(0x02, 0x05),
331 /*
332 * MSR_P4_DAC_ESCR0: 8, 9
333 * MSR_P4_DAC_ESCR1: 10, 11
334 */
335
336 P4_OPCODE(P4_EVENT_MEMORY_COMPLETE) = P4_OPCODE_PACK(0x08, 0x02),
337 /*
338 * MSR_P4_SAAT_ESCR0: 8, 9
339 * MSR_P4_SAAT_ESCR1: 10, 11
340 */
341
342 P4_OPCODE(P4_EVENT_LOAD_PORT_REPLAY) = P4_OPCODE_PACK(0x04, 0x02),
343 /*
344 * MSR_P4_SAAT_ESCR0: 8, 9
345 * MSR_P4_SAAT_ESCR1: 10, 11
346 */
347
348 P4_OPCODE(P4_EVENT_STORE_PORT_REPLAY) = P4_OPCODE_PACK(0x05, 0x02),
349 /*
350 * MSR_P4_SAAT_ESCR0: 8, 9
351 * MSR_P4_SAAT_ESCR1: 10, 11
352 */
353
354 P4_OPCODE(P4_EVENT_MOB_LOAD_REPLAY) = P4_OPCODE_PACK(0x03, 0x02),
355 /*
356 * MSR_P4_MOB_ESCR0: 0, 1
357 * MSR_P4_MOB_ESCR1: 2, 3
358 */
359
360 P4_OPCODE(P4_EVENT_PAGE_WALK_TYPE) = P4_OPCODE_PACK(0x01, 0x04),
361 /*
362 * MSR_P4_PMH_ESCR0: 0, 1
363 * MSR_P4_PMH_ESCR1: 2, 3
364 */
365
366 P4_OPCODE(P4_EVENT_BSQ_CACHE_REFERENCE) = P4_OPCODE_PACK(0x0c, 0x07),
367 /*
368 * MSR_P4_BSU_ESCR0: 0, 1
369 * MSR_P4_BSU_ESCR1: 2, 3
370 */
371
372 P4_OPCODE(P4_EVENT_IOQ_ALLOCATION) = P4_OPCODE_PACK(0x03, 0x06),
373 /*
374 * MSR_P4_FSB_ESCR0: 0, 1
375 * MSR_P4_FSB_ESCR1: 2, 3
376 */
377
378 P4_OPCODE(P4_EVENT_IOQ_ACTIVE_ENTRIES) = P4_OPCODE_PACK(0x1a, 0x06),
379 /*
380 * MSR_P4_FSB_ESCR1: 2, 3
381 */
382
383 P4_OPCODE(P4_EVENT_FSB_DATA_ACTIVITY) = P4_OPCODE_PACK(0x17, 0x06),
384 /*
385 * MSR_P4_FSB_ESCR0: 0, 1
386 * MSR_P4_FSB_ESCR1: 2, 3
387 */
388
389 P4_OPCODE(P4_EVENT_BSQ_ALLOCATION) = P4_OPCODE_PACK(0x05, 0x07),
390 /*
391 * MSR_P4_BSU_ESCR0: 0, 1
392 */
393
394 P4_OPCODE(P4_EVENT_BSQ_ACTIVE_ENTRIES) = P4_OPCODE_PACK(0x06, 0x07),
395 /*
396 * NOTE: no ESCR name in docs, it's guessed
397 * MSR_P4_BSU_ESCR1: 2, 3
398 */
399
400 P4_OPCODE(P4_EVENT_SSE_INPUT_ASSIST) = P4_OPCODE_PACK(0x34, 0x01),
401 /*
402 * MSR_P4_FIRM_ESCR0: 8, 9
403 * MSR_P4_FIRM_ESCR1: 10, 11
404 */
405
406 P4_OPCODE(P4_EVENT_PACKED_SP_UOP) = P4_OPCODE_PACK(0x08, 0x01),
407 /*
408 * MSR_P4_FIRM_ESCR0: 8, 9
409 * MSR_P4_FIRM_ESCR1: 10, 11
410 */
411
412 P4_OPCODE(P4_EVENT_PACKED_DP_UOP) = P4_OPCODE_PACK(0x0c, 0x01),
413 /*
414 * MSR_P4_FIRM_ESCR0: 8, 9
415 * MSR_P4_FIRM_ESCR1: 10, 11
416 */
417
418 P4_OPCODE(P4_EVENT_SCALAR_SP_UOP) = P4_OPCODE_PACK(0x0a, 0x01),
419 /*
420 * MSR_P4_FIRM_ESCR0: 8, 9
421 * MSR_P4_FIRM_ESCR1: 10, 11
422 */
423
424 P4_OPCODE(P4_EVENT_SCALAR_DP_UOP) = P4_OPCODE_PACK(0x0e, 0x01),
425 /*
426 * MSR_P4_FIRM_ESCR0: 8, 9
427 * MSR_P4_FIRM_ESCR1: 10, 11
428 */
429
430 P4_OPCODE(P4_EVENT_64BIT_MMX_UOP) = P4_OPCODE_PACK(0x02, 0x01),
431 /*
432 * MSR_P4_FIRM_ESCR0: 8, 9
433 * MSR_P4_FIRM_ESCR1: 10, 11
434 */
435
436 P4_OPCODE(P4_EVENT_128BIT_MMX_UOP) = P4_OPCODE_PACK(0x1a, 0x01),
437 /*
438 * MSR_P4_FIRM_ESCR0: 8, 9
439 * MSR_P4_FIRM_ESCR1: 10, 11
440 */
441
442 P4_OPCODE(P4_EVENT_X87_FP_UOP) = P4_OPCODE_PACK(0x04, 0x01),
443 /*
444 * MSR_P4_FIRM_ESCR0: 8, 9
445 * MSR_P4_FIRM_ESCR1: 10, 11
446 */
447
448 P4_OPCODE(P4_EVENT_TC_MISC) = P4_OPCODE_PACK(0x06, 0x01),
449 /*
450 * MSR_P4_TC_ESCR0: 4, 5
451 * MSR_P4_TC_ESCR1: 6, 7
452 */
453
454 P4_OPCODE(P4_EVENT_GLOBAL_POWER_EVENTS) = P4_OPCODE_PACK(0x13, 0x06),
455 /*
456 * MSR_P4_FSB_ESCR0: 0, 1
457 * MSR_P4_FSB_ESCR1: 2, 3
458 */
459
460 P4_OPCODE(P4_EVENT_TC_MS_XFER) = P4_OPCODE_PACK(0x05, 0x00),
461 /*
462 * MSR_P4_MS_ESCR0: 4, 5
463 * MSR_P4_MS_ESCR1: 6, 7
464 */
465
466 P4_OPCODE(P4_EVENT_UOP_QUEUE_WRITES) = P4_OPCODE_PACK(0x09, 0x00),
467 /*
468 * MSR_P4_MS_ESCR0: 4, 5
469 * MSR_P4_MS_ESCR1: 6, 7
470 */
471
472 P4_OPCODE(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE) = P4_OPCODE_PACK(0x05, 0x02),
473 /*
474 * MSR_P4_TBPU_ESCR0: 4, 5
475 * MSR_P4_TBPU_ESCR1: 6, 7
476 */
477
478 P4_OPCODE(P4_EVENT_RETIRED_BRANCH_TYPE) = P4_OPCODE_PACK(0x04, 0x02),
479 /*
480 * MSR_P4_TBPU_ESCR0: 4, 5
481 * MSR_P4_TBPU_ESCR1: 6, 7
482 */
483
484 P4_OPCODE(P4_EVENT_RESOURCE_STALL) = P4_OPCODE_PACK(0x01, 0x01),
485 /*
486 * MSR_P4_ALF_ESCR0: 12, 13, 16
487 * MSR_P4_ALF_ESCR1: 14, 15, 17
488 */
489
490 P4_OPCODE(P4_EVENT_WC_BUFFER) = P4_OPCODE_PACK(0x05, 0x05),
491 /*
492 * MSR_P4_DAC_ESCR0: 8, 9
493 * MSR_P4_DAC_ESCR1: 10, 11
494 */
495
496 P4_OPCODE(P4_EVENT_B2B_CYCLES) = P4_OPCODE_PACK(0x16, 0x03),
497 /*
498 * MSR_P4_FSB_ESCR0: 0, 1
499 * MSR_P4_FSB_ESCR1: 2, 3
500 */
501
502 P4_OPCODE(P4_EVENT_BNR) = P4_OPCODE_PACK(0x08, 0x03),
503 /*
504 * MSR_P4_FSB_ESCR0: 0, 1
505 * MSR_P4_FSB_ESCR1: 2, 3
506 */
507
508 P4_OPCODE(P4_EVENT_SNOOP) = P4_OPCODE_PACK(0x06, 0x03),
509 /*
510 * MSR_P4_FSB_ESCR0: 0, 1
511 * MSR_P4_FSB_ESCR1: 2, 3
512 */
513
514 P4_OPCODE(P4_EVENT_RESPONSE) = P4_OPCODE_PACK(0x04, 0x03),
515 /*
516 * MSR_P4_FSB_ESCR0: 0, 1
517 * MSR_P4_FSB_ESCR1: 2, 3
518 */
519
520 P4_OPCODE(P4_EVENT_FRONT_END_EVENT) = P4_OPCODE_PACK(0x08, 0x05),
521 /*
522 * MSR_P4_CRU_ESCR2: 12, 13, 16
523 * MSR_P4_CRU_ESCR3: 14, 15, 17
524 */
525
526 P4_OPCODE(P4_EVENT_EXECUTION_EVENT) = P4_OPCODE_PACK(0x0c, 0x05),
527 /*
528 * MSR_P4_CRU_ESCR2: 12, 13, 16
529 * MSR_P4_CRU_ESCR3: 14, 15, 17
530 */
531
532 P4_OPCODE(P4_EVENT_REPLAY_EVENT) = P4_OPCODE_PACK(0x09, 0x05),
533 /*
534 * MSR_P4_CRU_ESCR2: 12, 13, 16
535 * MSR_P4_CRU_ESCR3: 14, 15, 17
536 */
537
538 P4_OPCODE(P4_EVENT_INSTR_RETIRED) = P4_OPCODE_PACK(0x02, 0x04),
539 /*
540 * MSR_P4_CRU_ESCR0: 12, 13, 16
541 * MSR_P4_CRU_ESCR1: 14, 15, 17
542 */
543
544 P4_OPCODE(P4_EVENT_UOPS_RETIRED) = P4_OPCODE_PACK(0x01, 0x04),
545 /*
546 * MSR_P4_CRU_ESCR0: 12, 13, 16
547 * MSR_P4_CRU_ESCR1: 14, 15, 17
548 */
549
550 P4_OPCODE(P4_EVENT_UOP_TYPE) = P4_OPCODE_PACK(0x02, 0x02),
551 /*
552 * MSR_P4_RAT_ESCR0: 12, 13, 16
553 * MSR_P4_RAT_ESCR1: 14, 15, 17
554 */
555
556 P4_OPCODE(P4_EVENT_BRANCH_RETIRED) = P4_OPCODE_PACK(0x06, 0x05),
557 /*
558 * MSR_P4_CRU_ESCR2: 12, 13, 16
559 * MSR_P4_CRU_ESCR3: 14, 15, 17
560 */
561
562 P4_OPCODE(P4_EVENT_MISPRED_BRANCH_RETIRED) = P4_OPCODE_PACK(0x03, 0x04),
563 /*
564 * MSR_P4_CRU_ESCR0: 12, 13, 16
565 * MSR_P4_CRU_ESCR1: 14, 15, 17
566 */
567
568 P4_OPCODE(P4_EVENT_X87_ASSIST) = P4_OPCODE_PACK(0x03, 0x05),
569 /*
570 * MSR_P4_CRU_ESCR2: 12, 13, 16
571 * MSR_P4_CRU_ESCR3: 14, 15, 17
572 */
573
574 P4_OPCODE(P4_EVENT_MACHINE_CLEAR) = P4_OPCODE_PACK(0x02, 0x05),
575 /*
576 * MSR_P4_CRU_ESCR2: 12, 13, 16
577 * MSR_P4_CRU_ESCR3: 14, 15, 17
578 */
579
580 P4_OPCODE(P4_EVENT_INSTR_COMPLETED) = P4_OPCODE_PACK(0x07, 0x04),
581 /*
582 * MSR_P4_CRU_ESCR0: 12, 13, 16
583 * MSR_P4_CRU_ESCR1: 14, 15, 17
584 */
585};
586
587/*
588 * a caller should use P4_ESCR_EMASK_NAME helper to
589 * pick the EventMask needed, for example
590 *
591 * P4_ESCR_EMASK_BIT(P4_EVENT_TC_DELIVER_MODE, DD)
592 */
593enum P4_ESCR_EMASKS {
594 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DD, 0),
595 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DB, 1),
596 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DI, 2),
597 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BD, 3),
598 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BB, 4),
599 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BI, 5),
600 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, ID, 6),
601
602 P4_GEN_ESCR_EMASK(P4_EVENT_BPU_FETCH_REQUEST, TCMISS, 0),
603
604 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT, 0),
605 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, MISS, 1),
606 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT_UK, 2),
607
608 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, ST_RB_FULL, 2),
609 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, 64K_CONF, 3),
610
611 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, LSC, 0),
612 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, SSC, 1),
613
614 P4_GEN_ESCR_EMASK(P4_EVENT_LOAD_PORT_REPLAY, SPLIT_LD, 1),
615
616 P4_GEN_ESCR_EMASK(P4_EVENT_STORE_PORT_REPLAY, SPLIT_ST, 1),
617
618 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STA, 1),
619 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STD, 3),
620 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, PARTIAL_DATA, 4),
621 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, UNALGN_ADDR, 5),
622
623 P4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, DTMISS, 0),
624 P4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, ITMISS, 1),
625
626 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITS, 0),
627 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITE, 1),
628 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITM, 2),
629 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITS, 3),
630 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITE, 4),
631 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITM, 5),
632 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_MISS, 8),
633 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_MISS, 9),
634 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, WR_2ndL_MISS, 10),
635
636 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, DEFAULT, 0),
637 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_READ, 5),
638 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_WRITE, 6),
639 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_UC, 7),
640 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WC, 8),
641 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WT, 9),
642 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WP, 10),
643 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WB, 11),
644 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OWN, 13),
645 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OTHER, 14),
646 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, PREFETCH, 15),
647
648 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, DEFAULT, 0),
649 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_READ, 5),
650 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_WRITE, 6),
651 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_UC, 7),
652 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WC, 8),
653 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WT, 9),
654 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WP, 10),
655 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WB, 11),
656 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OWN, 13),
657 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OTHER, 14),
658 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, PREFETCH, 15),
659
660 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_DRV, 0),
661 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OWN, 1),
662 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OTHER, 2),
663 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_DRV, 3),
664 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OWN, 4),
665 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OTHER, 5),
666
667 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE0, 0),
668 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE1, 1),
669 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN0, 2),
670 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN1, 3),
671 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_IO_TYPE, 5),
672 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LOCK_TYPE, 6),
673 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_CACHE_TYPE, 7),
674 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_SPLIT_TYPE, 8),
675 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_DEM_TYPE, 9),
676 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_ORD_TYPE, 10),
677 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE0, 11),
678 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE1, 12),
679 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE2, 13),
680
681 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE0, 0),
682 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE1, 1),
683 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN0, 2),
684 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN1, 3),
685 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_IO_TYPE, 5),
686 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LOCK_TYPE, 6),
687 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_CACHE_TYPE, 7),
688 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_SPLIT_TYPE, 8),
689 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_DEM_TYPE, 9),
690 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_ORD_TYPE, 10),
691 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE0, 11),
692 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE1, 12),
693 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE2, 13),
694
695 P4_GEN_ESCR_EMASK(P4_EVENT_SSE_INPUT_ASSIST, ALL, 15),
696
697 P4_GEN_ESCR_EMASK(P4_EVENT_PACKED_SP_UOP, ALL, 15),
698
699 P4_GEN_ESCR_EMASK(P4_EVENT_PACKED_DP_UOP, ALL, 15),
700
701 P4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_SP_UOP, ALL, 15),
702
703 P4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_DP_UOP, ALL, 15),
704
705 P4_GEN_ESCR_EMASK(P4_EVENT_64BIT_MMX_UOP, ALL, 15),
706
707 P4_GEN_ESCR_EMASK(P4_EVENT_128BIT_MMX_UOP, ALL, 15),
708
709 P4_GEN_ESCR_EMASK(P4_EVENT_X87_FP_UOP, ALL, 15),
710
711 P4_GEN_ESCR_EMASK(P4_EVENT_TC_MISC, FLUSH, 4),
712
713 P4_GEN_ESCR_EMASK(P4_EVENT_GLOBAL_POWER_EVENTS, RUNNING, 0),
714
715 P4_GEN_ESCR_EMASK(P4_EVENT_TC_MS_XFER, CISC, 0),
716
717 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_BUILD, 0),
718 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_DELIVER, 1),
719 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_ROM, 2),
720
721 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CONDITIONAL, 1),
722 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL, 2),
723 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, RETURN, 3),
724 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, INDIRECT, 4),
725
726 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CONDITIONAL, 1),
727 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CALL, 2),
728 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, RETURN, 3),
729 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, INDIRECT, 4),
730
731 P4_GEN_ESCR_EMASK(P4_EVENT_RESOURCE_STALL, SBFULL, 5),
732
733 P4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_EVICTS, 0),
734 P4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_FULL_EVICTS, 1),
735
736 P4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, NBOGUS, 0),
737 P4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, BOGUS, 1),
738
739 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS0, 0),
740 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS1, 1),
741 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS2, 2),
742 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS3, 3),
743 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS0, 4),
744 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS1, 5),
745 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS2, 6),
746 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS3, 7),
747
748 P4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, NBOGUS, 0),
749 P4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, BOGUS, 1),
750
751 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSNTAG, 0),
752 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSTAG, 1),
753 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSNTAG, 2),
754 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSTAG, 3),
755
756 P4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, NBOGUS, 0),
757 P4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, BOGUS, 1),
758
759 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGLOADS, 1),
760 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGSTORES, 2),
761
762 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNP, 0),
763 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNM, 1),
764 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTP, 2),
765 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTM, 3),
766
767 P4_GEN_ESCR_EMASK(P4_EVENT_MISPRED_BRANCH_RETIRED, NBOGUS, 0),
768
769 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSU, 0),
770 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSO, 1),
771 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAO, 2),
772 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAU, 3),
773 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, PREA, 4),
774
775 P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, CLEAR, 0),
776 P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, MOCLEAR, 1),
777 P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, SMCLEAR, 2),
778
779 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, NBOGUS, 0),
780 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, BOGUS, 1),
781};
782
783/*
784 * Note we have UOP and PEBS bits reserved for now
785 * just in case if we will need them once
786 */
787#define P4_PEBS_CONFIG_ENABLE (1ULL << 7)
788#define P4_PEBS_CONFIG_UOP_TAG (1ULL << 8)
789#define P4_PEBS_CONFIG_METRIC_MASK 0x3FLL
790#define P4_PEBS_CONFIG_MASK 0xFFLL
791
792/*
793 * mem: Only counters MSR_IQ_COUNTER4 (16) and
794 * MSR_IQ_COUNTER5 (17) are allowed for PEBS sampling
795 */
796#define P4_PEBS_ENABLE 0x02000000ULL
797#define P4_PEBS_ENABLE_UOP_TAG 0x01000000ULL
798
799#define p4_config_unpack_metric(v) (((u64)(v)) & P4_PEBS_CONFIG_METRIC_MASK)
800#define p4_config_unpack_pebs(v) (((u64)(v)) & P4_PEBS_CONFIG_MASK)
801
802#define p4_config_pebs_has(v, mask) (p4_config_unpack_pebs(v) & (mask))
803
804enum P4_PEBS_METRIC {
805 P4_PEBS_METRIC__none,
806
807 P4_PEBS_METRIC__1stl_cache_load_miss_retired,
808 P4_PEBS_METRIC__2ndl_cache_load_miss_retired,
809 P4_PEBS_METRIC__dtlb_load_miss_retired,
810 P4_PEBS_METRIC__dtlb_store_miss_retired,
811 P4_PEBS_METRIC__dtlb_all_miss_retired,
812 P4_PEBS_METRIC__tagged_mispred_branch,
813 P4_PEBS_METRIC__mob_load_replay_retired,
814 P4_PEBS_METRIC__split_load_retired,
815 P4_PEBS_METRIC__split_store_retired,
816
817 P4_PEBS_METRIC__max
818};
819
820/*
821 * Notes on internal configuration of ESCR+CCCR tuples
822 *
823 * Since P4 has quite the different architecture of
824 * performance registers in compare with "architectural"
825 * once and we have on 64 bits to keep configuration
826 * of performance event, the following trick is used.
827 *
828 * 1) Since both ESCR and CCCR registers have only low
829 * 32 bits valuable, we pack them into a single 64 bit
830 * configuration. Low 32 bits of such config correspond
831 * to low 32 bits of CCCR register and high 32 bits
832 * correspond to low 32 bits of ESCR register.
833 *
834 * 2) The meaning of every bit of such config field can
835 * be found in Intel SDM but it should be noted that
836 * we "borrow" some reserved bits for own usage and
837 * clean them or set to a proper value when we do
838 * a real write to hardware registers.
839 *
840 * 3) The format of bits of config is the following
841 * and should be either 0 or set to some predefined
842 * values:
843 *
844 * Low 32 bits
845 * -----------
846 * 0-6: P4_PEBS_METRIC enum
847 * 7-11: reserved
848 * 12: reserved (Enable)
849 * 13-15: reserved (ESCR select)
850 * 16-17: Active Thread
851 * 18: Compare
852 * 19: Complement
853 * 20-23: Threshold
854 * 24: Edge
855 * 25: reserved (FORCE_OVF)
856 * 26: reserved (OVF_PMI_T0)
857 * 27: reserved (OVF_PMI_T1)
858 * 28-29: reserved
859 * 30: reserved (Cascade)
860 * 31: reserved (OVF)
861 *
862 * High 32 bits
863 * ------------
864 * 0: reserved (T1_USR)
865 * 1: reserved (T1_OS)
866 * 2: reserved (T0_USR)
867 * 3: reserved (T0_OS)
868 * 4: Tag Enable
869 * 5-8: Tag Value
870 * 9-24: Event Mask (may use P4_ESCR_EMASK_BIT helper)
871 * 25-30: enum P4_EVENTS
872 * 31: reserved (HT thread)
873 */
874
875#endif /* PERF_EVENT_P4_H */
876
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Netburst Performance Events (P4, old Xeon)
4 */
5
6#ifndef PERF_EVENT_P4_H
7#define PERF_EVENT_P4_H
8
9#include <linux/cpu.h>
10#include <linux/bitops.h>
11
12/*
13 * NetBurst has performance MSRs shared between
14 * threads if HT is turned on, ie for both logical
15 * processors (mem: in turn in Atom with HT support
16 * perf-MSRs are not shared and every thread has its
17 * own perf-MSRs set)
18 */
19#define ARCH_P4_TOTAL_ESCR (46)
20#define ARCH_P4_RESERVED_ESCR (2) /* IQ_ESCR(0,1) not always present */
21#define ARCH_P4_MAX_ESCR (ARCH_P4_TOTAL_ESCR - ARCH_P4_RESERVED_ESCR)
22#define ARCH_P4_MAX_CCCR (18)
23
24#define ARCH_P4_CNTRVAL_BITS (40)
25#define ARCH_P4_CNTRVAL_MASK ((1ULL << ARCH_P4_CNTRVAL_BITS) - 1)
26#define ARCH_P4_UNFLAGGED_BIT ((1ULL) << (ARCH_P4_CNTRVAL_BITS - 1))
27
28#define P4_ESCR_EVENT_MASK 0x7e000000ULL
29#define P4_ESCR_EVENT_SHIFT 25
30#define P4_ESCR_EVENTMASK_MASK 0x01fffe00ULL
31#define P4_ESCR_EVENTMASK_SHIFT 9
32#define P4_ESCR_TAG_MASK 0x000001e0ULL
33#define P4_ESCR_TAG_SHIFT 5
34#define P4_ESCR_TAG_ENABLE 0x00000010ULL
35#define P4_ESCR_T0_OS 0x00000008ULL
36#define P4_ESCR_T0_USR 0x00000004ULL
37#define P4_ESCR_T1_OS 0x00000002ULL
38#define P4_ESCR_T1_USR 0x00000001ULL
39
40#define P4_ESCR_EVENT(v) ((v) << P4_ESCR_EVENT_SHIFT)
41#define P4_ESCR_EMASK(v) ((v) << P4_ESCR_EVENTMASK_SHIFT)
42#define P4_ESCR_TAG(v) ((v) << P4_ESCR_TAG_SHIFT)
43
44#define P4_CCCR_OVF 0x80000000ULL
45#define P4_CCCR_CASCADE 0x40000000ULL
46#define P4_CCCR_OVF_PMI_T0 0x04000000ULL
47#define P4_CCCR_OVF_PMI_T1 0x08000000ULL
48#define P4_CCCR_FORCE_OVF 0x02000000ULL
49#define P4_CCCR_EDGE 0x01000000ULL
50#define P4_CCCR_THRESHOLD_MASK 0x00f00000ULL
51#define P4_CCCR_THRESHOLD_SHIFT 20
52#define P4_CCCR_COMPLEMENT 0x00080000ULL
53#define P4_CCCR_COMPARE 0x00040000ULL
54#define P4_CCCR_ESCR_SELECT_MASK 0x0000e000ULL
55#define P4_CCCR_ESCR_SELECT_SHIFT 13
56#define P4_CCCR_ENABLE 0x00001000ULL
57#define P4_CCCR_THREAD_SINGLE 0x00010000ULL
58#define P4_CCCR_THREAD_BOTH 0x00020000ULL
59#define P4_CCCR_THREAD_ANY 0x00030000ULL
60#define P4_CCCR_RESERVED 0x00000fffULL
61
62#define P4_CCCR_THRESHOLD(v) ((v) << P4_CCCR_THRESHOLD_SHIFT)
63#define P4_CCCR_ESEL(v) ((v) << P4_CCCR_ESCR_SELECT_SHIFT)
64
65#define P4_GEN_ESCR_EMASK(class, name, bit) \
66 class##__##name = ((1ULL << bit) << P4_ESCR_EVENTMASK_SHIFT)
67#define P4_ESCR_EMASK_BIT(class, name) class##__##name
68
69/*
70 * config field is 64bit width and consists of
71 * HT << 63 | ESCR << 32 | CCCR
72 * where HT is HyperThreading bit (since ESCR
73 * has it reserved we may use it for own purpose)
74 *
75 * note that this is NOT the addresses of respective
76 * ESCR and CCCR but rather an only packed value should
77 * be unpacked and written to a proper addresses
78 *
79 * the base idea is to pack as much info as possible
80 */
81#define p4_config_pack_escr(v) (((u64)(v)) << 32)
82#define p4_config_pack_cccr(v) (((u64)(v)) & 0xffffffffULL)
83#define p4_config_unpack_escr(v) (((u64)(v)) >> 32)
84#define p4_config_unpack_cccr(v) (((u64)(v)) & 0xffffffffULL)
85
86#define p4_config_unpack_emask(v) \
87 ({ \
88 u32 t = p4_config_unpack_escr((v)); \
89 t = t & P4_ESCR_EVENTMASK_MASK; \
90 t = t >> P4_ESCR_EVENTMASK_SHIFT; \
91 t; \
92 })
93
94#define p4_config_unpack_event(v) \
95 ({ \
96 u32 t = p4_config_unpack_escr((v)); \
97 t = t & P4_ESCR_EVENT_MASK; \
98 t = t >> P4_ESCR_EVENT_SHIFT; \
99 t; \
100 })
101
102#define P4_CONFIG_HT_SHIFT 63
103#define P4_CONFIG_HT (1ULL << P4_CONFIG_HT_SHIFT)
104
105/*
106 * If an event has alias it should be marked
107 * with a special bit. (Don't forget to check
108 * P4_PEBS_CONFIG_MASK and related bits on
109 * modification.)
110 */
111#define P4_CONFIG_ALIASABLE (1ULL << 9)
112
113/*
114 * The bits we allow to pass for RAW events
115 */
116#define P4_CONFIG_MASK_ESCR \
117 P4_ESCR_EVENT_MASK | \
118 P4_ESCR_EVENTMASK_MASK | \
119 P4_ESCR_TAG_MASK | \
120 P4_ESCR_TAG_ENABLE
121
122#define P4_CONFIG_MASK_CCCR \
123 P4_CCCR_EDGE | \
124 P4_CCCR_THRESHOLD_MASK | \
125 P4_CCCR_COMPLEMENT | \
126 P4_CCCR_COMPARE | \
127 P4_CCCR_THREAD_ANY | \
128 P4_CCCR_RESERVED
129
130/* some dangerous bits are reserved for kernel internals */
131#define P4_CONFIG_MASK \
132 (p4_config_pack_escr(P4_CONFIG_MASK_ESCR)) | \
133 (p4_config_pack_cccr(P4_CONFIG_MASK_CCCR))
134
135/*
136 * In case of event aliasing we need to preserve some
137 * caller bits, otherwise the mapping won't be complete.
138 */
139#define P4_CONFIG_EVENT_ALIAS_MASK \
140 (p4_config_pack_escr(P4_CONFIG_MASK_ESCR) | \
141 p4_config_pack_cccr(P4_CCCR_EDGE | \
142 P4_CCCR_THRESHOLD_MASK | \
143 P4_CCCR_COMPLEMENT | \
144 P4_CCCR_COMPARE))
145
146#define P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS \
147 ((P4_CONFIG_HT) | \
148 p4_config_pack_escr(P4_ESCR_T0_OS | \
149 P4_ESCR_T0_USR | \
150 P4_ESCR_T1_OS | \
151 P4_ESCR_T1_USR) | \
152 p4_config_pack_cccr(P4_CCCR_OVF | \
153 P4_CCCR_CASCADE | \
154 P4_CCCR_FORCE_OVF | \
155 P4_CCCR_THREAD_ANY | \
156 P4_CCCR_OVF_PMI_T0 | \
157 P4_CCCR_OVF_PMI_T1 | \
158 P4_CONFIG_ALIASABLE))
159
160static inline bool p4_is_event_cascaded(u64 config)
161{
162 u32 cccr = p4_config_unpack_cccr(config);
163 return !!(cccr & P4_CCCR_CASCADE);
164}
165
166static inline int p4_ht_config_thread(u64 config)
167{
168 return !!(config & P4_CONFIG_HT);
169}
170
171static inline u64 p4_set_ht_bit(u64 config)
172{
173 return config | P4_CONFIG_HT;
174}
175
176static inline u64 p4_clear_ht_bit(u64 config)
177{
178 return config & ~P4_CONFIG_HT;
179}
180
181static inline int p4_ht_active(void)
182{
183#ifdef CONFIG_SMP
184 return smp_num_siblings > 1;
185#endif
186 return 0;
187}
188
189static inline int p4_ht_thread(int cpu)
190{
191#ifdef CONFIG_SMP
192 if (smp_num_siblings == 2)
193 return cpu != cpumask_first(this_cpu_cpumask_var_ptr(cpu_sibling_map));
194#endif
195 return 0;
196}
197
198static inline int p4_should_swap_ts(u64 config, int cpu)
199{
200 return p4_ht_config_thread(config) ^ p4_ht_thread(cpu);
201}
202
203static inline u32 p4_default_cccr_conf(int cpu)
204{
205 /*
206 * Note that P4_CCCR_THREAD_ANY is "required" on
207 * non-HT machines (on HT machines we count TS events
208 * regardless the state of second logical processor
209 */
210 u32 cccr = P4_CCCR_THREAD_ANY;
211
212 if (!p4_ht_thread(cpu))
213 cccr |= P4_CCCR_OVF_PMI_T0;
214 else
215 cccr |= P4_CCCR_OVF_PMI_T1;
216
217 return cccr;
218}
219
220static inline u32 p4_default_escr_conf(int cpu, int exclude_os, int exclude_usr)
221{
222 u32 escr = 0;
223
224 if (!p4_ht_thread(cpu)) {
225 if (!exclude_os)
226 escr |= P4_ESCR_T0_OS;
227 if (!exclude_usr)
228 escr |= P4_ESCR_T0_USR;
229 } else {
230 if (!exclude_os)
231 escr |= P4_ESCR_T1_OS;
232 if (!exclude_usr)
233 escr |= P4_ESCR_T1_USR;
234 }
235
236 return escr;
237}
238
239/*
240 * This are the events which should be used in "Event Select"
241 * field of ESCR register, they are like unique keys which allow
242 * the kernel to determinate which CCCR and COUNTER should be
243 * used to track an event
244 */
245enum P4_EVENTS {
246 P4_EVENT_TC_DELIVER_MODE,
247 P4_EVENT_BPU_FETCH_REQUEST,
248 P4_EVENT_ITLB_REFERENCE,
249 P4_EVENT_MEMORY_CANCEL,
250 P4_EVENT_MEMORY_COMPLETE,
251 P4_EVENT_LOAD_PORT_REPLAY,
252 P4_EVENT_STORE_PORT_REPLAY,
253 P4_EVENT_MOB_LOAD_REPLAY,
254 P4_EVENT_PAGE_WALK_TYPE,
255 P4_EVENT_BSQ_CACHE_REFERENCE,
256 P4_EVENT_IOQ_ALLOCATION,
257 P4_EVENT_IOQ_ACTIVE_ENTRIES,
258 P4_EVENT_FSB_DATA_ACTIVITY,
259 P4_EVENT_BSQ_ALLOCATION,
260 P4_EVENT_BSQ_ACTIVE_ENTRIES,
261 P4_EVENT_SSE_INPUT_ASSIST,
262 P4_EVENT_PACKED_SP_UOP,
263 P4_EVENT_PACKED_DP_UOP,
264 P4_EVENT_SCALAR_SP_UOP,
265 P4_EVENT_SCALAR_DP_UOP,
266 P4_EVENT_64BIT_MMX_UOP,
267 P4_EVENT_128BIT_MMX_UOP,
268 P4_EVENT_X87_FP_UOP,
269 P4_EVENT_TC_MISC,
270 P4_EVENT_GLOBAL_POWER_EVENTS,
271 P4_EVENT_TC_MS_XFER,
272 P4_EVENT_UOP_QUEUE_WRITES,
273 P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE,
274 P4_EVENT_RETIRED_BRANCH_TYPE,
275 P4_EVENT_RESOURCE_STALL,
276 P4_EVENT_WC_BUFFER,
277 P4_EVENT_B2B_CYCLES,
278 P4_EVENT_BNR,
279 P4_EVENT_SNOOP,
280 P4_EVENT_RESPONSE,
281 P4_EVENT_FRONT_END_EVENT,
282 P4_EVENT_EXECUTION_EVENT,
283 P4_EVENT_REPLAY_EVENT,
284 P4_EVENT_INSTR_RETIRED,
285 P4_EVENT_UOPS_RETIRED,
286 P4_EVENT_UOP_TYPE,
287 P4_EVENT_BRANCH_RETIRED,
288 P4_EVENT_MISPRED_BRANCH_RETIRED,
289 P4_EVENT_X87_ASSIST,
290 P4_EVENT_MACHINE_CLEAR,
291 P4_EVENT_INSTR_COMPLETED,
292};
293
294#define P4_OPCODE(event) event##_OPCODE
295#define P4_OPCODE_ESEL(opcode) ((opcode & 0x00ff) >> 0)
296#define P4_OPCODE_EVNT(opcode) ((opcode & 0xff00) >> 8)
297#define P4_OPCODE_PACK(event, sel) (((event) << 8) | sel)
298
299/*
300 * Comments below the event represent ESCR restriction
301 * for this event and counter index per ESCR
302 *
303 * MSR_P4_IQ_ESCR0 and MSR_P4_IQ_ESCR1 are available only on early
304 * processor builds (family 0FH, models 01H-02H). These MSRs
305 * are not available on later versions, so that we don't use
306 * them completely
307 *
308 * Also note that CCCR1 do not have P4_CCCR_ENABLE bit properly
309 * working so that we should not use this CCCR and respective
310 * counter as result
311 */
312enum P4_EVENT_OPCODES {
313 P4_OPCODE(P4_EVENT_TC_DELIVER_MODE) = P4_OPCODE_PACK(0x01, 0x01),
314 /*
315 * MSR_P4_TC_ESCR0: 4, 5
316 * MSR_P4_TC_ESCR1: 6, 7
317 */
318
319 P4_OPCODE(P4_EVENT_BPU_FETCH_REQUEST) = P4_OPCODE_PACK(0x03, 0x00),
320 /*
321 * MSR_P4_BPU_ESCR0: 0, 1
322 * MSR_P4_BPU_ESCR1: 2, 3
323 */
324
325 P4_OPCODE(P4_EVENT_ITLB_REFERENCE) = P4_OPCODE_PACK(0x18, 0x03),
326 /*
327 * MSR_P4_ITLB_ESCR0: 0, 1
328 * MSR_P4_ITLB_ESCR1: 2, 3
329 */
330
331 P4_OPCODE(P4_EVENT_MEMORY_CANCEL) = P4_OPCODE_PACK(0x02, 0x05),
332 /*
333 * MSR_P4_DAC_ESCR0: 8, 9
334 * MSR_P4_DAC_ESCR1: 10, 11
335 */
336
337 P4_OPCODE(P4_EVENT_MEMORY_COMPLETE) = P4_OPCODE_PACK(0x08, 0x02),
338 /*
339 * MSR_P4_SAAT_ESCR0: 8, 9
340 * MSR_P4_SAAT_ESCR1: 10, 11
341 */
342
343 P4_OPCODE(P4_EVENT_LOAD_PORT_REPLAY) = P4_OPCODE_PACK(0x04, 0x02),
344 /*
345 * MSR_P4_SAAT_ESCR0: 8, 9
346 * MSR_P4_SAAT_ESCR1: 10, 11
347 */
348
349 P4_OPCODE(P4_EVENT_STORE_PORT_REPLAY) = P4_OPCODE_PACK(0x05, 0x02),
350 /*
351 * MSR_P4_SAAT_ESCR0: 8, 9
352 * MSR_P4_SAAT_ESCR1: 10, 11
353 */
354
355 P4_OPCODE(P4_EVENT_MOB_LOAD_REPLAY) = P4_OPCODE_PACK(0x03, 0x02),
356 /*
357 * MSR_P4_MOB_ESCR0: 0, 1
358 * MSR_P4_MOB_ESCR1: 2, 3
359 */
360
361 P4_OPCODE(P4_EVENT_PAGE_WALK_TYPE) = P4_OPCODE_PACK(0x01, 0x04),
362 /*
363 * MSR_P4_PMH_ESCR0: 0, 1
364 * MSR_P4_PMH_ESCR1: 2, 3
365 */
366
367 P4_OPCODE(P4_EVENT_BSQ_CACHE_REFERENCE) = P4_OPCODE_PACK(0x0c, 0x07),
368 /*
369 * MSR_P4_BSU_ESCR0: 0, 1
370 * MSR_P4_BSU_ESCR1: 2, 3
371 */
372
373 P4_OPCODE(P4_EVENT_IOQ_ALLOCATION) = P4_OPCODE_PACK(0x03, 0x06),
374 /*
375 * MSR_P4_FSB_ESCR0: 0, 1
376 * MSR_P4_FSB_ESCR1: 2, 3
377 */
378
379 P4_OPCODE(P4_EVENT_IOQ_ACTIVE_ENTRIES) = P4_OPCODE_PACK(0x1a, 0x06),
380 /*
381 * MSR_P4_FSB_ESCR1: 2, 3
382 */
383
384 P4_OPCODE(P4_EVENT_FSB_DATA_ACTIVITY) = P4_OPCODE_PACK(0x17, 0x06),
385 /*
386 * MSR_P4_FSB_ESCR0: 0, 1
387 * MSR_P4_FSB_ESCR1: 2, 3
388 */
389
390 P4_OPCODE(P4_EVENT_BSQ_ALLOCATION) = P4_OPCODE_PACK(0x05, 0x07),
391 /*
392 * MSR_P4_BSU_ESCR0: 0, 1
393 */
394
395 P4_OPCODE(P4_EVENT_BSQ_ACTIVE_ENTRIES) = P4_OPCODE_PACK(0x06, 0x07),
396 /*
397 * NOTE: no ESCR name in docs, it's guessed
398 * MSR_P4_BSU_ESCR1: 2, 3
399 */
400
401 P4_OPCODE(P4_EVENT_SSE_INPUT_ASSIST) = P4_OPCODE_PACK(0x34, 0x01),
402 /*
403 * MSR_P4_FIRM_ESCR0: 8, 9
404 * MSR_P4_FIRM_ESCR1: 10, 11
405 */
406
407 P4_OPCODE(P4_EVENT_PACKED_SP_UOP) = P4_OPCODE_PACK(0x08, 0x01),
408 /*
409 * MSR_P4_FIRM_ESCR0: 8, 9
410 * MSR_P4_FIRM_ESCR1: 10, 11
411 */
412
413 P4_OPCODE(P4_EVENT_PACKED_DP_UOP) = P4_OPCODE_PACK(0x0c, 0x01),
414 /*
415 * MSR_P4_FIRM_ESCR0: 8, 9
416 * MSR_P4_FIRM_ESCR1: 10, 11
417 */
418
419 P4_OPCODE(P4_EVENT_SCALAR_SP_UOP) = P4_OPCODE_PACK(0x0a, 0x01),
420 /*
421 * MSR_P4_FIRM_ESCR0: 8, 9
422 * MSR_P4_FIRM_ESCR1: 10, 11
423 */
424
425 P4_OPCODE(P4_EVENT_SCALAR_DP_UOP) = P4_OPCODE_PACK(0x0e, 0x01),
426 /*
427 * MSR_P4_FIRM_ESCR0: 8, 9
428 * MSR_P4_FIRM_ESCR1: 10, 11
429 */
430
431 P4_OPCODE(P4_EVENT_64BIT_MMX_UOP) = P4_OPCODE_PACK(0x02, 0x01),
432 /*
433 * MSR_P4_FIRM_ESCR0: 8, 9
434 * MSR_P4_FIRM_ESCR1: 10, 11
435 */
436
437 P4_OPCODE(P4_EVENT_128BIT_MMX_UOP) = P4_OPCODE_PACK(0x1a, 0x01),
438 /*
439 * MSR_P4_FIRM_ESCR0: 8, 9
440 * MSR_P4_FIRM_ESCR1: 10, 11
441 */
442
443 P4_OPCODE(P4_EVENT_X87_FP_UOP) = P4_OPCODE_PACK(0x04, 0x01),
444 /*
445 * MSR_P4_FIRM_ESCR0: 8, 9
446 * MSR_P4_FIRM_ESCR1: 10, 11
447 */
448
449 P4_OPCODE(P4_EVENT_TC_MISC) = P4_OPCODE_PACK(0x06, 0x01),
450 /*
451 * MSR_P4_TC_ESCR0: 4, 5
452 * MSR_P4_TC_ESCR1: 6, 7
453 */
454
455 P4_OPCODE(P4_EVENT_GLOBAL_POWER_EVENTS) = P4_OPCODE_PACK(0x13, 0x06),
456 /*
457 * MSR_P4_FSB_ESCR0: 0, 1
458 * MSR_P4_FSB_ESCR1: 2, 3
459 */
460
461 P4_OPCODE(P4_EVENT_TC_MS_XFER) = P4_OPCODE_PACK(0x05, 0x00),
462 /*
463 * MSR_P4_MS_ESCR0: 4, 5
464 * MSR_P4_MS_ESCR1: 6, 7
465 */
466
467 P4_OPCODE(P4_EVENT_UOP_QUEUE_WRITES) = P4_OPCODE_PACK(0x09, 0x00),
468 /*
469 * MSR_P4_MS_ESCR0: 4, 5
470 * MSR_P4_MS_ESCR1: 6, 7
471 */
472
473 P4_OPCODE(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE) = P4_OPCODE_PACK(0x05, 0x02),
474 /*
475 * MSR_P4_TBPU_ESCR0: 4, 5
476 * MSR_P4_TBPU_ESCR1: 6, 7
477 */
478
479 P4_OPCODE(P4_EVENT_RETIRED_BRANCH_TYPE) = P4_OPCODE_PACK(0x04, 0x02),
480 /*
481 * MSR_P4_TBPU_ESCR0: 4, 5
482 * MSR_P4_TBPU_ESCR1: 6, 7
483 */
484
485 P4_OPCODE(P4_EVENT_RESOURCE_STALL) = P4_OPCODE_PACK(0x01, 0x01),
486 /*
487 * MSR_P4_ALF_ESCR0: 12, 13, 16
488 * MSR_P4_ALF_ESCR1: 14, 15, 17
489 */
490
491 P4_OPCODE(P4_EVENT_WC_BUFFER) = P4_OPCODE_PACK(0x05, 0x05),
492 /*
493 * MSR_P4_DAC_ESCR0: 8, 9
494 * MSR_P4_DAC_ESCR1: 10, 11
495 */
496
497 P4_OPCODE(P4_EVENT_B2B_CYCLES) = P4_OPCODE_PACK(0x16, 0x03),
498 /*
499 * MSR_P4_FSB_ESCR0: 0, 1
500 * MSR_P4_FSB_ESCR1: 2, 3
501 */
502
503 P4_OPCODE(P4_EVENT_BNR) = P4_OPCODE_PACK(0x08, 0x03),
504 /*
505 * MSR_P4_FSB_ESCR0: 0, 1
506 * MSR_P4_FSB_ESCR1: 2, 3
507 */
508
509 P4_OPCODE(P4_EVENT_SNOOP) = P4_OPCODE_PACK(0x06, 0x03),
510 /*
511 * MSR_P4_FSB_ESCR0: 0, 1
512 * MSR_P4_FSB_ESCR1: 2, 3
513 */
514
515 P4_OPCODE(P4_EVENT_RESPONSE) = P4_OPCODE_PACK(0x04, 0x03),
516 /*
517 * MSR_P4_FSB_ESCR0: 0, 1
518 * MSR_P4_FSB_ESCR1: 2, 3
519 */
520
521 P4_OPCODE(P4_EVENT_FRONT_END_EVENT) = P4_OPCODE_PACK(0x08, 0x05),
522 /*
523 * MSR_P4_CRU_ESCR2: 12, 13, 16
524 * MSR_P4_CRU_ESCR3: 14, 15, 17
525 */
526
527 P4_OPCODE(P4_EVENT_EXECUTION_EVENT) = P4_OPCODE_PACK(0x0c, 0x05),
528 /*
529 * MSR_P4_CRU_ESCR2: 12, 13, 16
530 * MSR_P4_CRU_ESCR3: 14, 15, 17
531 */
532
533 P4_OPCODE(P4_EVENT_REPLAY_EVENT) = P4_OPCODE_PACK(0x09, 0x05),
534 /*
535 * MSR_P4_CRU_ESCR2: 12, 13, 16
536 * MSR_P4_CRU_ESCR3: 14, 15, 17
537 */
538
539 P4_OPCODE(P4_EVENT_INSTR_RETIRED) = P4_OPCODE_PACK(0x02, 0x04),
540 /*
541 * MSR_P4_CRU_ESCR0: 12, 13, 16
542 * MSR_P4_CRU_ESCR1: 14, 15, 17
543 */
544
545 P4_OPCODE(P4_EVENT_UOPS_RETIRED) = P4_OPCODE_PACK(0x01, 0x04),
546 /*
547 * MSR_P4_CRU_ESCR0: 12, 13, 16
548 * MSR_P4_CRU_ESCR1: 14, 15, 17
549 */
550
551 P4_OPCODE(P4_EVENT_UOP_TYPE) = P4_OPCODE_PACK(0x02, 0x02),
552 /*
553 * MSR_P4_RAT_ESCR0: 12, 13, 16
554 * MSR_P4_RAT_ESCR1: 14, 15, 17
555 */
556
557 P4_OPCODE(P4_EVENT_BRANCH_RETIRED) = P4_OPCODE_PACK(0x06, 0x05),
558 /*
559 * MSR_P4_CRU_ESCR2: 12, 13, 16
560 * MSR_P4_CRU_ESCR3: 14, 15, 17
561 */
562
563 P4_OPCODE(P4_EVENT_MISPRED_BRANCH_RETIRED) = P4_OPCODE_PACK(0x03, 0x04),
564 /*
565 * MSR_P4_CRU_ESCR0: 12, 13, 16
566 * MSR_P4_CRU_ESCR1: 14, 15, 17
567 */
568
569 P4_OPCODE(P4_EVENT_X87_ASSIST) = P4_OPCODE_PACK(0x03, 0x05),
570 /*
571 * MSR_P4_CRU_ESCR2: 12, 13, 16
572 * MSR_P4_CRU_ESCR3: 14, 15, 17
573 */
574
575 P4_OPCODE(P4_EVENT_MACHINE_CLEAR) = P4_OPCODE_PACK(0x02, 0x05),
576 /*
577 * MSR_P4_CRU_ESCR2: 12, 13, 16
578 * MSR_P4_CRU_ESCR3: 14, 15, 17
579 */
580
581 P4_OPCODE(P4_EVENT_INSTR_COMPLETED) = P4_OPCODE_PACK(0x07, 0x04),
582 /*
583 * MSR_P4_CRU_ESCR0: 12, 13, 16
584 * MSR_P4_CRU_ESCR1: 14, 15, 17
585 */
586};
587
588/*
589 * a caller should use P4_ESCR_EMASK_NAME helper to
590 * pick the EventMask needed, for example
591 *
592 * P4_ESCR_EMASK_BIT(P4_EVENT_TC_DELIVER_MODE, DD)
593 */
594enum P4_ESCR_EMASKS {
595 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DD, 0),
596 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DB, 1),
597 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DI, 2),
598 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BD, 3),
599 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BB, 4),
600 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BI, 5),
601 P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, ID, 6),
602
603 P4_GEN_ESCR_EMASK(P4_EVENT_BPU_FETCH_REQUEST, TCMISS, 0),
604
605 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT, 0),
606 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, MISS, 1),
607 P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT_UK, 2),
608
609 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, ST_RB_FULL, 2),
610 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, 64K_CONF, 3),
611
612 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, LSC, 0),
613 P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, SSC, 1),
614
615 P4_GEN_ESCR_EMASK(P4_EVENT_LOAD_PORT_REPLAY, SPLIT_LD, 1),
616
617 P4_GEN_ESCR_EMASK(P4_EVENT_STORE_PORT_REPLAY, SPLIT_ST, 1),
618
619 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STA, 1),
620 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STD, 3),
621 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, PARTIAL_DATA, 4),
622 P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, UNALGN_ADDR, 5),
623
624 P4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, DTMISS, 0),
625 P4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, ITMISS, 1),
626
627 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITS, 0),
628 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITE, 1),
629 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITM, 2),
630 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITS, 3),
631 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITE, 4),
632 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITM, 5),
633 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_MISS, 8),
634 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_MISS, 9),
635 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, WR_2ndL_MISS, 10),
636
637 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, DEFAULT, 0),
638 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_READ, 5),
639 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_WRITE, 6),
640 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_UC, 7),
641 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WC, 8),
642 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WT, 9),
643 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WP, 10),
644 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WB, 11),
645 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OWN, 13),
646 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OTHER, 14),
647 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, PREFETCH, 15),
648
649 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, DEFAULT, 0),
650 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_READ, 5),
651 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_WRITE, 6),
652 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_UC, 7),
653 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WC, 8),
654 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WT, 9),
655 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WP, 10),
656 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WB, 11),
657 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OWN, 13),
658 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OTHER, 14),
659 P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, PREFETCH, 15),
660
661 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_DRV, 0),
662 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OWN, 1),
663 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OTHER, 2),
664 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_DRV, 3),
665 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OWN, 4),
666 P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OTHER, 5),
667
668 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE0, 0),
669 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE1, 1),
670 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN0, 2),
671 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN1, 3),
672 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_IO_TYPE, 5),
673 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LOCK_TYPE, 6),
674 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_CACHE_TYPE, 7),
675 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_SPLIT_TYPE, 8),
676 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_DEM_TYPE, 9),
677 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_ORD_TYPE, 10),
678 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE0, 11),
679 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE1, 12),
680 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE2, 13),
681
682 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE0, 0),
683 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE1, 1),
684 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN0, 2),
685 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN1, 3),
686 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_IO_TYPE, 5),
687 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LOCK_TYPE, 6),
688 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_CACHE_TYPE, 7),
689 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_SPLIT_TYPE, 8),
690 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_DEM_TYPE, 9),
691 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_ORD_TYPE, 10),
692 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE0, 11),
693 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE1, 12),
694 P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE2, 13),
695
696 P4_GEN_ESCR_EMASK(P4_EVENT_SSE_INPUT_ASSIST, ALL, 15),
697
698 P4_GEN_ESCR_EMASK(P4_EVENT_PACKED_SP_UOP, ALL, 15),
699
700 P4_GEN_ESCR_EMASK(P4_EVENT_PACKED_DP_UOP, ALL, 15),
701
702 P4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_SP_UOP, ALL, 15),
703
704 P4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_DP_UOP, ALL, 15),
705
706 P4_GEN_ESCR_EMASK(P4_EVENT_64BIT_MMX_UOP, ALL, 15),
707
708 P4_GEN_ESCR_EMASK(P4_EVENT_128BIT_MMX_UOP, ALL, 15),
709
710 P4_GEN_ESCR_EMASK(P4_EVENT_X87_FP_UOP, ALL, 15),
711
712 P4_GEN_ESCR_EMASK(P4_EVENT_TC_MISC, FLUSH, 4),
713
714 P4_GEN_ESCR_EMASK(P4_EVENT_GLOBAL_POWER_EVENTS, RUNNING, 0),
715
716 P4_GEN_ESCR_EMASK(P4_EVENT_TC_MS_XFER, CISC, 0),
717
718 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_BUILD, 0),
719 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_DELIVER, 1),
720 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_ROM, 2),
721
722 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CONDITIONAL, 1),
723 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL, 2),
724 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, RETURN, 3),
725 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, INDIRECT, 4),
726
727 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CONDITIONAL, 1),
728 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CALL, 2),
729 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, RETURN, 3),
730 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, INDIRECT, 4),
731
732 P4_GEN_ESCR_EMASK(P4_EVENT_RESOURCE_STALL, SBFULL, 5),
733
734 P4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_EVICTS, 0),
735 P4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_FULL_EVICTS, 1),
736
737 P4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, NBOGUS, 0),
738 P4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, BOGUS, 1),
739
740 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS0, 0),
741 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS1, 1),
742 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS2, 2),
743 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS3, 3),
744 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS0, 4),
745 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS1, 5),
746 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS2, 6),
747 P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS3, 7),
748
749 P4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, NBOGUS, 0),
750 P4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, BOGUS, 1),
751
752 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSNTAG, 0),
753 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSTAG, 1),
754 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSNTAG, 2),
755 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSTAG, 3),
756
757 P4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, NBOGUS, 0),
758 P4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, BOGUS, 1),
759
760 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGLOADS, 1),
761 P4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGSTORES, 2),
762
763 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNP, 0),
764 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNM, 1),
765 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTP, 2),
766 P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTM, 3),
767
768 P4_GEN_ESCR_EMASK(P4_EVENT_MISPRED_BRANCH_RETIRED, NBOGUS, 0),
769
770 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSU, 0),
771 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSO, 1),
772 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAO, 2),
773 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAU, 3),
774 P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, PREA, 4),
775
776 P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, CLEAR, 0),
777 P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, MOCLEAR, 1),
778 P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, SMCLEAR, 2),
779
780 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, NBOGUS, 0),
781 P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, BOGUS, 1),
782};
783
784/*
785 * Note we have UOP and PEBS bits reserved for now
786 * just in case if we will need them once
787 */
788#define P4_PEBS_CONFIG_ENABLE (1ULL << 7)
789#define P4_PEBS_CONFIG_UOP_TAG (1ULL << 8)
790#define P4_PEBS_CONFIG_METRIC_MASK 0x3FLL
791#define P4_PEBS_CONFIG_MASK 0xFFLL
792
793/*
794 * mem: Only counters MSR_IQ_COUNTER4 (16) and
795 * MSR_IQ_COUNTER5 (17) are allowed for PEBS sampling
796 */
797#define P4_PEBS_ENABLE 0x02000000ULL
798#define P4_PEBS_ENABLE_UOP_TAG 0x01000000ULL
799
800#define p4_config_unpack_metric(v) (((u64)(v)) & P4_PEBS_CONFIG_METRIC_MASK)
801#define p4_config_unpack_pebs(v) (((u64)(v)) & P4_PEBS_CONFIG_MASK)
802
803#define p4_config_pebs_has(v, mask) (p4_config_unpack_pebs(v) & (mask))
804
805enum P4_PEBS_METRIC {
806 P4_PEBS_METRIC__none,
807
808 P4_PEBS_METRIC__1stl_cache_load_miss_retired,
809 P4_PEBS_METRIC__2ndl_cache_load_miss_retired,
810 P4_PEBS_METRIC__dtlb_load_miss_retired,
811 P4_PEBS_METRIC__dtlb_store_miss_retired,
812 P4_PEBS_METRIC__dtlb_all_miss_retired,
813 P4_PEBS_METRIC__tagged_mispred_branch,
814 P4_PEBS_METRIC__mob_load_replay_retired,
815 P4_PEBS_METRIC__split_load_retired,
816 P4_PEBS_METRIC__split_store_retired,
817
818 P4_PEBS_METRIC__max
819};
820
821/*
822 * Notes on internal configuration of ESCR+CCCR tuples
823 *
824 * Since P4 has quite the different architecture of
825 * performance registers in compare with "architectural"
826 * once and we have on 64 bits to keep configuration
827 * of performance event, the following trick is used.
828 *
829 * 1) Since both ESCR and CCCR registers have only low
830 * 32 bits valuable, we pack them into a single 64 bit
831 * configuration. Low 32 bits of such config correspond
832 * to low 32 bits of CCCR register and high 32 bits
833 * correspond to low 32 bits of ESCR register.
834 *
835 * 2) The meaning of every bit of such config field can
836 * be found in Intel SDM but it should be noted that
837 * we "borrow" some reserved bits for own usage and
838 * clean them or set to a proper value when we do
839 * a real write to hardware registers.
840 *
841 * 3) The format of bits of config is the following
842 * and should be either 0 or set to some predefined
843 * values:
844 *
845 * Low 32 bits
846 * -----------
847 * 0-6: P4_PEBS_METRIC enum
848 * 7-11: reserved
849 * 12: reserved (Enable)
850 * 13-15: reserved (ESCR select)
851 * 16-17: Active Thread
852 * 18: Compare
853 * 19: Complement
854 * 20-23: Threshold
855 * 24: Edge
856 * 25: reserved (FORCE_OVF)
857 * 26: reserved (OVF_PMI_T0)
858 * 27: reserved (OVF_PMI_T1)
859 * 28-29: reserved
860 * 30: reserved (Cascade)
861 * 31: reserved (OVF)
862 *
863 * High 32 bits
864 * ------------
865 * 0: reserved (T1_USR)
866 * 1: reserved (T1_OS)
867 * 2: reserved (T0_USR)
868 * 3: reserved (T0_OS)
869 * 4: Tag Enable
870 * 5-8: Tag Value
871 * 9-24: Event Mask (may use P4_ESCR_EMASK_BIT helper)
872 * 25-30: enum P4_EVENTS
873 * 31: reserved (HT thread)
874 */
875
876#endif /* PERF_EVENT_P4_H */
877