Loading...
1/*
2 * Copyright (C) 2009 Samsung Electronics Ltd.
3 * Jaswinder Singh <jassi.brar@samsung.com>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15
16#include <linux/init.h>
17#include <linux/module.h>
18#include <linux/interrupt.h>
19#include <linux/delay.h>
20#include <linux/clk.h>
21#include <linux/dma-mapping.h>
22#include <linux/dmaengine.h>
23#include <linux/platform_device.h>
24#include <linux/pm_runtime.h>
25#include <linux/spi/spi.h>
26#include <linux/gpio.h>
27#include <linux/of.h>
28#include <linux/of_gpio.h>
29
30#include <linux/platform_data/spi-s3c64xx.h>
31
32#define MAX_SPI_PORTS 6
33#define S3C64XX_SPI_QUIRK_POLL (1 << 0)
34#define S3C64XX_SPI_QUIRK_CS_AUTO (1 << 1)
35#define AUTOSUSPEND_TIMEOUT 2000
36
37/* Registers and bit-fields */
38
39#define S3C64XX_SPI_CH_CFG 0x00
40#define S3C64XX_SPI_CLK_CFG 0x04
41#define S3C64XX_SPI_MODE_CFG 0x08
42#define S3C64XX_SPI_SLAVE_SEL 0x0C
43#define S3C64XX_SPI_INT_EN 0x10
44#define S3C64XX_SPI_STATUS 0x14
45#define S3C64XX_SPI_TX_DATA 0x18
46#define S3C64XX_SPI_RX_DATA 0x1C
47#define S3C64XX_SPI_PACKET_CNT 0x20
48#define S3C64XX_SPI_PENDING_CLR 0x24
49#define S3C64XX_SPI_SWAP_CFG 0x28
50#define S3C64XX_SPI_FB_CLK 0x2C
51
52#define S3C64XX_SPI_CH_HS_EN (1<<6) /* High Speed Enable */
53#define S3C64XX_SPI_CH_SW_RST (1<<5)
54#define S3C64XX_SPI_CH_SLAVE (1<<4)
55#define S3C64XX_SPI_CPOL_L (1<<3)
56#define S3C64XX_SPI_CPHA_B (1<<2)
57#define S3C64XX_SPI_CH_RXCH_ON (1<<1)
58#define S3C64XX_SPI_CH_TXCH_ON (1<<0)
59
60#define S3C64XX_SPI_CLKSEL_SRCMSK (3<<9)
61#define S3C64XX_SPI_CLKSEL_SRCSHFT 9
62#define S3C64XX_SPI_ENCLK_ENABLE (1<<8)
63#define S3C64XX_SPI_PSR_MASK 0xff
64
65#define S3C64XX_SPI_MODE_CH_TSZ_BYTE (0<<29)
66#define S3C64XX_SPI_MODE_CH_TSZ_HALFWORD (1<<29)
67#define S3C64XX_SPI_MODE_CH_TSZ_WORD (2<<29)
68#define S3C64XX_SPI_MODE_CH_TSZ_MASK (3<<29)
69#define S3C64XX_SPI_MODE_BUS_TSZ_BYTE (0<<17)
70#define S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD (1<<17)
71#define S3C64XX_SPI_MODE_BUS_TSZ_WORD (2<<17)
72#define S3C64XX_SPI_MODE_BUS_TSZ_MASK (3<<17)
73#define S3C64XX_SPI_MODE_RXDMA_ON (1<<2)
74#define S3C64XX_SPI_MODE_TXDMA_ON (1<<1)
75#define S3C64XX_SPI_MODE_4BURST (1<<0)
76
77#define S3C64XX_SPI_SLAVE_AUTO (1<<1)
78#define S3C64XX_SPI_SLAVE_SIG_INACT (1<<0)
79#define S3C64XX_SPI_SLAVE_NSC_CNT_2 (2<<4)
80
81#define S3C64XX_SPI_INT_TRAILING_EN (1<<6)
82#define S3C64XX_SPI_INT_RX_OVERRUN_EN (1<<5)
83#define S3C64XX_SPI_INT_RX_UNDERRUN_EN (1<<4)
84#define S3C64XX_SPI_INT_TX_OVERRUN_EN (1<<3)
85#define S3C64XX_SPI_INT_TX_UNDERRUN_EN (1<<2)
86#define S3C64XX_SPI_INT_RX_FIFORDY_EN (1<<1)
87#define S3C64XX_SPI_INT_TX_FIFORDY_EN (1<<0)
88
89#define S3C64XX_SPI_ST_RX_OVERRUN_ERR (1<<5)
90#define S3C64XX_SPI_ST_RX_UNDERRUN_ERR (1<<4)
91#define S3C64XX_SPI_ST_TX_OVERRUN_ERR (1<<3)
92#define S3C64XX_SPI_ST_TX_UNDERRUN_ERR (1<<2)
93#define S3C64XX_SPI_ST_RX_FIFORDY (1<<1)
94#define S3C64XX_SPI_ST_TX_FIFORDY (1<<0)
95
96#define S3C64XX_SPI_PACKET_CNT_EN (1<<16)
97
98#define S3C64XX_SPI_PND_TX_UNDERRUN_CLR (1<<4)
99#define S3C64XX_SPI_PND_TX_OVERRUN_CLR (1<<3)
100#define S3C64XX_SPI_PND_RX_UNDERRUN_CLR (1<<2)
101#define S3C64XX_SPI_PND_RX_OVERRUN_CLR (1<<1)
102#define S3C64XX_SPI_PND_TRAILING_CLR (1<<0)
103
104#define S3C64XX_SPI_SWAP_RX_HALF_WORD (1<<7)
105#define S3C64XX_SPI_SWAP_RX_BYTE (1<<6)
106#define S3C64XX_SPI_SWAP_RX_BIT (1<<5)
107#define S3C64XX_SPI_SWAP_RX_EN (1<<4)
108#define S3C64XX_SPI_SWAP_TX_HALF_WORD (1<<3)
109#define S3C64XX_SPI_SWAP_TX_BYTE (1<<2)
110#define S3C64XX_SPI_SWAP_TX_BIT (1<<1)
111#define S3C64XX_SPI_SWAP_TX_EN (1<<0)
112
113#define S3C64XX_SPI_FBCLK_MSK (3<<0)
114
115#define FIFO_LVL_MASK(i) ((i)->port_conf->fifo_lvl_mask[i->port_id])
116#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & \
117 (1 << (i)->port_conf->tx_st_done)) ? 1 : 0)
118#define TX_FIFO_LVL(v, i) (((v) >> 6) & FIFO_LVL_MASK(i))
119#define RX_FIFO_LVL(v, i) (((v) >> (i)->port_conf->rx_lvl_offset) & \
120 FIFO_LVL_MASK(i))
121
122#define S3C64XX_SPI_MAX_TRAILCNT 0x3ff
123#define S3C64XX_SPI_TRAILCNT_OFF 19
124
125#define S3C64XX_SPI_TRAILCNT S3C64XX_SPI_MAX_TRAILCNT
126
127#define msecs_to_loops(t) (loops_per_jiffy / 1000 * HZ * t)
128#define is_polling(x) (x->port_conf->quirks & S3C64XX_SPI_QUIRK_POLL)
129
130#define RXBUSY (1<<2)
131#define TXBUSY (1<<3)
132
133struct s3c64xx_spi_dma_data {
134 struct dma_chan *ch;
135 enum dma_transfer_direction direction;
136};
137
138/**
139 * struct s3c64xx_spi_info - SPI Controller hardware info
140 * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS register.
141 * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter.
142 * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter.
143 * @high_speed: True, if the controller supports HIGH_SPEED_EN bit.
144 * @clk_from_cmu: True, if the controller does not include a clock mux and
145 * prescaler unit.
146 *
147 * The Samsung s3c64xx SPI controller are used on various Samsung SoC's but
148 * differ in some aspects such as the size of the fifo and spi bus clock
149 * setup. Such differences are specified to the driver using this structure
150 * which is provided as driver data to the driver.
151 */
152struct s3c64xx_spi_port_config {
153 int fifo_lvl_mask[MAX_SPI_PORTS];
154 int rx_lvl_offset;
155 int tx_st_done;
156 int quirks;
157 bool high_speed;
158 bool clk_from_cmu;
159 bool clk_ioclk;
160};
161
162/**
163 * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver.
164 * @clk: Pointer to the spi clock.
165 * @src_clk: Pointer to the clock used to generate SPI signals.
166 * @ioclk: Pointer to the i/o clock between master and slave
167 * @master: Pointer to the SPI Protocol master.
168 * @cntrlr_info: Platform specific data for the controller this driver manages.
169 * @tgl_spi: Pointer to the last CS left untoggled by the cs_change hint.
170 * @lock: Controller specific lock.
171 * @state: Set of FLAGS to indicate status.
172 * @rx_dmach: Controller's DMA channel for Rx.
173 * @tx_dmach: Controller's DMA channel for Tx.
174 * @sfr_start: BUS address of SPI controller regs.
175 * @regs: Pointer to ioremap'ed controller registers.
176 * @irq: interrupt
177 * @xfer_completion: To indicate completion of xfer task.
178 * @cur_mode: Stores the active configuration of the controller.
179 * @cur_bpw: Stores the active bits per word settings.
180 * @cur_speed: Stores the active xfer clock speed.
181 */
182struct s3c64xx_spi_driver_data {
183 void __iomem *regs;
184 struct clk *clk;
185 struct clk *src_clk;
186 struct clk *ioclk;
187 struct platform_device *pdev;
188 struct spi_master *master;
189 struct s3c64xx_spi_info *cntrlr_info;
190 struct spi_device *tgl_spi;
191 spinlock_t lock;
192 unsigned long sfr_start;
193 struct completion xfer_completion;
194 unsigned state;
195 unsigned cur_mode, cur_bpw;
196 unsigned cur_speed;
197 struct s3c64xx_spi_dma_data rx_dma;
198 struct s3c64xx_spi_dma_data tx_dma;
199 struct s3c64xx_spi_port_config *port_conf;
200 unsigned int port_id;
201};
202
203static void flush_fifo(struct s3c64xx_spi_driver_data *sdd)
204{
205 void __iomem *regs = sdd->regs;
206 unsigned long loops;
207 u32 val;
208
209 writel(0, regs + S3C64XX_SPI_PACKET_CNT);
210
211 val = readl(regs + S3C64XX_SPI_CH_CFG);
212 val &= ~(S3C64XX_SPI_CH_RXCH_ON | S3C64XX_SPI_CH_TXCH_ON);
213 writel(val, regs + S3C64XX_SPI_CH_CFG);
214
215 val = readl(regs + S3C64XX_SPI_CH_CFG);
216 val |= S3C64XX_SPI_CH_SW_RST;
217 val &= ~S3C64XX_SPI_CH_HS_EN;
218 writel(val, regs + S3C64XX_SPI_CH_CFG);
219
220 /* Flush TxFIFO*/
221 loops = msecs_to_loops(1);
222 do {
223 val = readl(regs + S3C64XX_SPI_STATUS);
224 } while (TX_FIFO_LVL(val, sdd) && loops--);
225
226 if (loops == 0)
227 dev_warn(&sdd->pdev->dev, "Timed out flushing TX FIFO\n");
228
229 /* Flush RxFIFO*/
230 loops = msecs_to_loops(1);
231 do {
232 val = readl(regs + S3C64XX_SPI_STATUS);
233 if (RX_FIFO_LVL(val, sdd))
234 readl(regs + S3C64XX_SPI_RX_DATA);
235 else
236 break;
237 } while (loops--);
238
239 if (loops == 0)
240 dev_warn(&sdd->pdev->dev, "Timed out flushing RX FIFO\n");
241
242 val = readl(regs + S3C64XX_SPI_CH_CFG);
243 val &= ~S3C64XX_SPI_CH_SW_RST;
244 writel(val, regs + S3C64XX_SPI_CH_CFG);
245
246 val = readl(regs + S3C64XX_SPI_MODE_CFG);
247 val &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON);
248 writel(val, regs + S3C64XX_SPI_MODE_CFG);
249}
250
251static void s3c64xx_spi_dmacb(void *data)
252{
253 struct s3c64xx_spi_driver_data *sdd;
254 struct s3c64xx_spi_dma_data *dma = data;
255 unsigned long flags;
256
257 if (dma->direction == DMA_DEV_TO_MEM)
258 sdd = container_of(data,
259 struct s3c64xx_spi_driver_data, rx_dma);
260 else
261 sdd = container_of(data,
262 struct s3c64xx_spi_driver_data, tx_dma);
263
264 spin_lock_irqsave(&sdd->lock, flags);
265
266 if (dma->direction == DMA_DEV_TO_MEM) {
267 sdd->state &= ~RXBUSY;
268 if (!(sdd->state & TXBUSY))
269 complete(&sdd->xfer_completion);
270 } else {
271 sdd->state &= ~TXBUSY;
272 if (!(sdd->state & RXBUSY))
273 complete(&sdd->xfer_completion);
274 }
275
276 spin_unlock_irqrestore(&sdd->lock, flags);
277}
278
279static void prepare_dma(struct s3c64xx_spi_dma_data *dma,
280 struct sg_table *sgt)
281{
282 struct s3c64xx_spi_driver_data *sdd;
283 struct dma_slave_config config;
284 struct dma_async_tx_descriptor *desc;
285
286 memset(&config, 0, sizeof(config));
287
288 if (dma->direction == DMA_DEV_TO_MEM) {
289 sdd = container_of((void *)dma,
290 struct s3c64xx_spi_driver_data, rx_dma);
291 config.direction = dma->direction;
292 config.src_addr = sdd->sfr_start + S3C64XX_SPI_RX_DATA;
293 config.src_addr_width = sdd->cur_bpw / 8;
294 config.src_maxburst = 1;
295 dmaengine_slave_config(dma->ch, &config);
296 } else {
297 sdd = container_of((void *)dma,
298 struct s3c64xx_spi_driver_data, tx_dma);
299 config.direction = dma->direction;
300 config.dst_addr = sdd->sfr_start + S3C64XX_SPI_TX_DATA;
301 config.dst_addr_width = sdd->cur_bpw / 8;
302 config.dst_maxburst = 1;
303 dmaengine_slave_config(dma->ch, &config);
304 }
305
306 desc = dmaengine_prep_slave_sg(dma->ch, sgt->sgl, sgt->nents,
307 dma->direction, DMA_PREP_INTERRUPT);
308
309 desc->callback = s3c64xx_spi_dmacb;
310 desc->callback_param = dma;
311
312 dmaengine_submit(desc);
313 dma_async_issue_pending(dma->ch);
314}
315
316static void s3c64xx_spi_set_cs(struct spi_device *spi, bool enable)
317{
318 struct s3c64xx_spi_driver_data *sdd =
319 spi_master_get_devdata(spi->master);
320
321 if (sdd->cntrlr_info->no_cs)
322 return;
323
324 if (enable) {
325 if (!(sdd->port_conf->quirks & S3C64XX_SPI_QUIRK_CS_AUTO)) {
326 writel(0, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
327 } else {
328 u32 ssel = readl(sdd->regs + S3C64XX_SPI_SLAVE_SEL);
329
330 ssel |= (S3C64XX_SPI_SLAVE_AUTO |
331 S3C64XX_SPI_SLAVE_NSC_CNT_2);
332 writel(ssel, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
333 }
334 } else {
335 if (!(sdd->port_conf->quirks & S3C64XX_SPI_QUIRK_CS_AUTO))
336 writel(S3C64XX_SPI_SLAVE_SIG_INACT,
337 sdd->regs + S3C64XX_SPI_SLAVE_SEL);
338 }
339}
340
341static int s3c64xx_spi_prepare_transfer(struct spi_master *spi)
342{
343 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi);
344 struct device *dev = &sdd->pdev->dev;
345
346 if (is_polling(sdd))
347 return 0;
348
349 /* Acquire DMA channels */
350 sdd->rx_dma.ch = dma_request_slave_channel(dev, "rx");
351 if (!sdd->rx_dma.ch) {
352 dev_err(dev, "Failed to get RX DMA channel\n");
353 return -EBUSY;
354 }
355 spi->dma_rx = sdd->rx_dma.ch;
356
357 sdd->tx_dma.ch = dma_request_slave_channel(dev, "tx");
358 if (!sdd->tx_dma.ch) {
359 dev_err(dev, "Failed to get TX DMA channel\n");
360 dma_release_channel(sdd->rx_dma.ch);
361 return -EBUSY;
362 }
363 spi->dma_tx = sdd->tx_dma.ch;
364
365 return 0;
366}
367
368static int s3c64xx_spi_unprepare_transfer(struct spi_master *spi)
369{
370 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi);
371
372 /* Free DMA channels */
373 if (!is_polling(sdd)) {
374 dma_release_channel(sdd->rx_dma.ch);
375 dma_release_channel(sdd->tx_dma.ch);
376 }
377
378 return 0;
379}
380
381static bool s3c64xx_spi_can_dma(struct spi_master *master,
382 struct spi_device *spi,
383 struct spi_transfer *xfer)
384{
385 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
386
387 return xfer->len > (FIFO_LVL_MASK(sdd) >> 1) + 1;
388}
389
390static void enable_datapath(struct s3c64xx_spi_driver_data *sdd,
391 struct spi_device *spi,
392 struct spi_transfer *xfer, int dma_mode)
393{
394 void __iomem *regs = sdd->regs;
395 u32 modecfg, chcfg;
396
397 modecfg = readl(regs + S3C64XX_SPI_MODE_CFG);
398 modecfg &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON);
399
400 chcfg = readl(regs + S3C64XX_SPI_CH_CFG);
401 chcfg &= ~S3C64XX_SPI_CH_TXCH_ON;
402
403 if (dma_mode) {
404 chcfg &= ~S3C64XX_SPI_CH_RXCH_ON;
405 } else {
406 /* Always shift in data in FIFO, even if xfer is Tx only,
407 * this helps setting PCKT_CNT value for generating clocks
408 * as exactly needed.
409 */
410 chcfg |= S3C64XX_SPI_CH_RXCH_ON;
411 writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff)
412 | S3C64XX_SPI_PACKET_CNT_EN,
413 regs + S3C64XX_SPI_PACKET_CNT);
414 }
415
416 if (xfer->tx_buf != NULL) {
417 sdd->state |= TXBUSY;
418 chcfg |= S3C64XX_SPI_CH_TXCH_ON;
419 if (dma_mode) {
420 modecfg |= S3C64XX_SPI_MODE_TXDMA_ON;
421 prepare_dma(&sdd->tx_dma, &xfer->tx_sg);
422 } else {
423 switch (sdd->cur_bpw) {
424 case 32:
425 iowrite32_rep(regs + S3C64XX_SPI_TX_DATA,
426 xfer->tx_buf, xfer->len / 4);
427 break;
428 case 16:
429 iowrite16_rep(regs + S3C64XX_SPI_TX_DATA,
430 xfer->tx_buf, xfer->len / 2);
431 break;
432 default:
433 iowrite8_rep(regs + S3C64XX_SPI_TX_DATA,
434 xfer->tx_buf, xfer->len);
435 break;
436 }
437 }
438 }
439
440 if (xfer->rx_buf != NULL) {
441 sdd->state |= RXBUSY;
442
443 if (sdd->port_conf->high_speed && sdd->cur_speed >= 30000000UL
444 && !(sdd->cur_mode & SPI_CPHA))
445 chcfg |= S3C64XX_SPI_CH_HS_EN;
446
447 if (dma_mode) {
448 modecfg |= S3C64XX_SPI_MODE_RXDMA_ON;
449 chcfg |= S3C64XX_SPI_CH_RXCH_ON;
450 writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff)
451 | S3C64XX_SPI_PACKET_CNT_EN,
452 regs + S3C64XX_SPI_PACKET_CNT);
453 prepare_dma(&sdd->rx_dma, &xfer->rx_sg);
454 }
455 }
456
457 writel(modecfg, regs + S3C64XX_SPI_MODE_CFG);
458 writel(chcfg, regs + S3C64XX_SPI_CH_CFG);
459}
460
461static u32 s3c64xx_spi_wait_for_timeout(struct s3c64xx_spi_driver_data *sdd,
462 int timeout_ms)
463{
464 void __iomem *regs = sdd->regs;
465 unsigned long val = 1;
466 u32 status;
467
468 /* max fifo depth available */
469 u32 max_fifo = (FIFO_LVL_MASK(sdd) >> 1) + 1;
470
471 if (timeout_ms)
472 val = msecs_to_loops(timeout_ms);
473
474 do {
475 status = readl(regs + S3C64XX_SPI_STATUS);
476 } while (RX_FIFO_LVL(status, sdd) < max_fifo && --val);
477
478 /* return the actual received data length */
479 return RX_FIFO_LVL(status, sdd);
480}
481
482static int wait_for_dma(struct s3c64xx_spi_driver_data *sdd,
483 struct spi_transfer *xfer)
484{
485 void __iomem *regs = sdd->regs;
486 unsigned long val;
487 u32 status;
488 int ms;
489
490 /* millisecs to xfer 'len' bytes @ 'cur_speed' */
491 ms = xfer->len * 8 * 1000 / sdd->cur_speed;
492 ms += 10; /* some tolerance */
493
494 val = msecs_to_jiffies(ms) + 10;
495 val = wait_for_completion_timeout(&sdd->xfer_completion, val);
496
497 /*
498 * If the previous xfer was completed within timeout, then
499 * proceed further else return -EIO.
500 * DmaTx returns after simply writing data in the FIFO,
501 * w/o waiting for real transmission on the bus to finish.
502 * DmaRx returns only after Dma read data from FIFO which
503 * needs bus transmission to finish, so we don't worry if
504 * Xfer involved Rx(with or without Tx).
505 */
506 if (val && !xfer->rx_buf) {
507 val = msecs_to_loops(10);
508 status = readl(regs + S3C64XX_SPI_STATUS);
509 while ((TX_FIFO_LVL(status, sdd)
510 || !S3C64XX_SPI_ST_TX_DONE(status, sdd))
511 && --val) {
512 cpu_relax();
513 status = readl(regs + S3C64XX_SPI_STATUS);
514 }
515
516 }
517
518 /* If timed out while checking rx/tx status return error */
519 if (!val)
520 return -EIO;
521
522 return 0;
523}
524
525static int wait_for_pio(struct s3c64xx_spi_driver_data *sdd,
526 struct spi_transfer *xfer)
527{
528 void __iomem *regs = sdd->regs;
529 unsigned long val;
530 u32 status;
531 int loops;
532 u32 cpy_len;
533 u8 *buf;
534 int ms;
535
536 /* millisecs to xfer 'len' bytes @ 'cur_speed' */
537 ms = xfer->len * 8 * 1000 / sdd->cur_speed;
538 ms += 10; /* some tolerance */
539
540 val = msecs_to_loops(ms);
541 do {
542 status = readl(regs + S3C64XX_SPI_STATUS);
543 } while (RX_FIFO_LVL(status, sdd) < xfer->len && --val);
544
545
546 /* If it was only Tx */
547 if (!xfer->rx_buf) {
548 sdd->state &= ~TXBUSY;
549 return 0;
550 }
551
552 /*
553 * If the receive length is bigger than the controller fifo
554 * size, calculate the loops and read the fifo as many times.
555 * loops = length / max fifo size (calculated by using the
556 * fifo mask).
557 * For any size less than the fifo size the below code is
558 * executed atleast once.
559 */
560 loops = xfer->len / ((FIFO_LVL_MASK(sdd) >> 1) + 1);
561 buf = xfer->rx_buf;
562 do {
563 /* wait for data to be received in the fifo */
564 cpy_len = s3c64xx_spi_wait_for_timeout(sdd,
565 (loops ? ms : 0));
566
567 switch (sdd->cur_bpw) {
568 case 32:
569 ioread32_rep(regs + S3C64XX_SPI_RX_DATA,
570 buf, cpy_len / 4);
571 break;
572 case 16:
573 ioread16_rep(regs + S3C64XX_SPI_RX_DATA,
574 buf, cpy_len / 2);
575 break;
576 default:
577 ioread8_rep(regs + S3C64XX_SPI_RX_DATA,
578 buf, cpy_len);
579 break;
580 }
581
582 buf = buf + cpy_len;
583 } while (loops--);
584 sdd->state &= ~RXBUSY;
585
586 return 0;
587}
588
589static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd)
590{
591 void __iomem *regs = sdd->regs;
592 u32 val;
593
594 /* Disable Clock */
595 if (!sdd->port_conf->clk_from_cmu) {
596 val = readl(regs + S3C64XX_SPI_CLK_CFG);
597 val &= ~S3C64XX_SPI_ENCLK_ENABLE;
598 writel(val, regs + S3C64XX_SPI_CLK_CFG);
599 }
600
601 /* Set Polarity and Phase */
602 val = readl(regs + S3C64XX_SPI_CH_CFG);
603 val &= ~(S3C64XX_SPI_CH_SLAVE |
604 S3C64XX_SPI_CPOL_L |
605 S3C64XX_SPI_CPHA_B);
606
607 if (sdd->cur_mode & SPI_CPOL)
608 val |= S3C64XX_SPI_CPOL_L;
609
610 if (sdd->cur_mode & SPI_CPHA)
611 val |= S3C64XX_SPI_CPHA_B;
612
613 writel(val, regs + S3C64XX_SPI_CH_CFG);
614
615 /* Set Channel & DMA Mode */
616 val = readl(regs + S3C64XX_SPI_MODE_CFG);
617 val &= ~(S3C64XX_SPI_MODE_BUS_TSZ_MASK
618 | S3C64XX_SPI_MODE_CH_TSZ_MASK);
619
620 switch (sdd->cur_bpw) {
621 case 32:
622 val |= S3C64XX_SPI_MODE_BUS_TSZ_WORD;
623 val |= S3C64XX_SPI_MODE_CH_TSZ_WORD;
624 break;
625 case 16:
626 val |= S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD;
627 val |= S3C64XX_SPI_MODE_CH_TSZ_HALFWORD;
628 break;
629 default:
630 val |= S3C64XX_SPI_MODE_BUS_TSZ_BYTE;
631 val |= S3C64XX_SPI_MODE_CH_TSZ_BYTE;
632 break;
633 }
634
635 writel(val, regs + S3C64XX_SPI_MODE_CFG);
636
637 if (sdd->port_conf->clk_from_cmu) {
638 /* The src_clk clock is divided internally by 2 */
639 clk_set_rate(sdd->src_clk, sdd->cur_speed * 2);
640 } else {
641 /* Configure Clock */
642 val = readl(regs + S3C64XX_SPI_CLK_CFG);
643 val &= ~S3C64XX_SPI_PSR_MASK;
644 val |= ((clk_get_rate(sdd->src_clk) / sdd->cur_speed / 2 - 1)
645 & S3C64XX_SPI_PSR_MASK);
646 writel(val, regs + S3C64XX_SPI_CLK_CFG);
647
648 /* Enable Clock */
649 val = readl(regs + S3C64XX_SPI_CLK_CFG);
650 val |= S3C64XX_SPI_ENCLK_ENABLE;
651 writel(val, regs + S3C64XX_SPI_CLK_CFG);
652 }
653}
654
655#define XFER_DMAADDR_INVALID DMA_BIT_MASK(32)
656
657static int s3c64xx_spi_prepare_message(struct spi_master *master,
658 struct spi_message *msg)
659{
660 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
661 struct spi_device *spi = msg->spi;
662 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
663
664 /* Configure feedback delay */
665 writel(cs->fb_delay & 0x3, sdd->regs + S3C64XX_SPI_FB_CLK);
666
667 return 0;
668}
669
670static int s3c64xx_spi_transfer_one(struct spi_master *master,
671 struct spi_device *spi,
672 struct spi_transfer *xfer)
673{
674 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
675 int status;
676 u32 speed;
677 u8 bpw;
678 unsigned long flags;
679 int use_dma;
680
681 reinit_completion(&sdd->xfer_completion);
682
683 /* Only BPW and Speed may change across transfers */
684 bpw = xfer->bits_per_word;
685 speed = xfer->speed_hz;
686
687 if (bpw != sdd->cur_bpw || speed != sdd->cur_speed) {
688 sdd->cur_bpw = bpw;
689 sdd->cur_speed = speed;
690 sdd->cur_mode = spi->mode;
691 s3c64xx_spi_config(sdd);
692 }
693
694 /* Polling method for xfers not bigger than FIFO capacity */
695 use_dma = 0;
696 if (!is_polling(sdd) &&
697 (sdd->rx_dma.ch && sdd->tx_dma.ch &&
698 (xfer->len > ((FIFO_LVL_MASK(sdd) >> 1) + 1))))
699 use_dma = 1;
700
701 spin_lock_irqsave(&sdd->lock, flags);
702
703 /* Pending only which is to be done */
704 sdd->state &= ~RXBUSY;
705 sdd->state &= ~TXBUSY;
706
707 enable_datapath(sdd, spi, xfer, use_dma);
708
709 /* Start the signals */
710 s3c64xx_spi_set_cs(spi, true);
711
712 spin_unlock_irqrestore(&sdd->lock, flags);
713
714 if (use_dma)
715 status = wait_for_dma(sdd, xfer);
716 else
717 status = wait_for_pio(sdd, xfer);
718
719 if (status) {
720 dev_err(&spi->dev, "I/O Error: rx-%d tx-%d res:rx-%c tx-%c len-%d\n",
721 xfer->rx_buf ? 1 : 0, xfer->tx_buf ? 1 : 0,
722 (sdd->state & RXBUSY) ? 'f' : 'p',
723 (sdd->state & TXBUSY) ? 'f' : 'p',
724 xfer->len);
725
726 if (use_dma) {
727 if (xfer->tx_buf != NULL
728 && (sdd->state & TXBUSY))
729 dmaengine_terminate_all(sdd->tx_dma.ch);
730 if (xfer->rx_buf != NULL
731 && (sdd->state & RXBUSY))
732 dmaengine_terminate_all(sdd->rx_dma.ch);
733 }
734 } else {
735 flush_fifo(sdd);
736 }
737
738 return status;
739}
740
741static struct s3c64xx_spi_csinfo *s3c64xx_get_slave_ctrldata(
742 struct spi_device *spi)
743{
744 struct s3c64xx_spi_csinfo *cs;
745 struct device_node *slave_np, *data_np = NULL;
746 u32 fb_delay = 0;
747
748 slave_np = spi->dev.of_node;
749 if (!slave_np) {
750 dev_err(&spi->dev, "device node not found\n");
751 return ERR_PTR(-EINVAL);
752 }
753
754 data_np = of_get_child_by_name(slave_np, "controller-data");
755 if (!data_np) {
756 dev_err(&spi->dev, "child node 'controller-data' not found\n");
757 return ERR_PTR(-EINVAL);
758 }
759
760 cs = kzalloc(sizeof(*cs), GFP_KERNEL);
761 if (!cs) {
762 of_node_put(data_np);
763 return ERR_PTR(-ENOMEM);
764 }
765
766 of_property_read_u32(data_np, "samsung,spi-feedback-delay", &fb_delay);
767 cs->fb_delay = fb_delay;
768 of_node_put(data_np);
769 return cs;
770}
771
772/*
773 * Here we only check the validity of requested configuration
774 * and save the configuration in a local data-structure.
775 * The controller is actually configured only just before we
776 * get a message to transfer.
777 */
778static int s3c64xx_spi_setup(struct spi_device *spi)
779{
780 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
781 struct s3c64xx_spi_driver_data *sdd;
782 struct s3c64xx_spi_info *sci;
783 int err;
784
785 sdd = spi_master_get_devdata(spi->master);
786 if (spi->dev.of_node) {
787 cs = s3c64xx_get_slave_ctrldata(spi);
788 spi->controller_data = cs;
789 } else if (cs) {
790 /* On non-DT platforms the SPI core will set spi->cs_gpio
791 * to -ENOENT. The GPIO pin used to drive the chip select
792 * is defined by using platform data so spi->cs_gpio value
793 * has to be override to have the proper GPIO pin number.
794 */
795 spi->cs_gpio = cs->line;
796 }
797
798 if (IS_ERR_OR_NULL(cs)) {
799 dev_err(&spi->dev, "No CS for SPI(%d)\n", spi->chip_select);
800 return -ENODEV;
801 }
802
803 if (!spi_get_ctldata(spi)) {
804 if (gpio_is_valid(spi->cs_gpio)) {
805 err = gpio_request_one(spi->cs_gpio, GPIOF_OUT_INIT_HIGH,
806 dev_name(&spi->dev));
807 if (err) {
808 dev_err(&spi->dev,
809 "Failed to get /CS gpio [%d]: %d\n",
810 spi->cs_gpio, err);
811 goto err_gpio_req;
812 }
813 }
814
815 spi_set_ctldata(spi, cs);
816 }
817
818 sci = sdd->cntrlr_info;
819
820 pm_runtime_get_sync(&sdd->pdev->dev);
821
822 /* Check if we can provide the requested rate */
823 if (!sdd->port_conf->clk_from_cmu) {
824 u32 psr, speed;
825
826 /* Max possible */
827 speed = clk_get_rate(sdd->src_clk) / 2 / (0 + 1);
828
829 if (spi->max_speed_hz > speed)
830 spi->max_speed_hz = speed;
831
832 psr = clk_get_rate(sdd->src_clk) / 2 / spi->max_speed_hz - 1;
833 psr &= S3C64XX_SPI_PSR_MASK;
834 if (psr == S3C64XX_SPI_PSR_MASK)
835 psr--;
836
837 speed = clk_get_rate(sdd->src_clk) / 2 / (psr + 1);
838 if (spi->max_speed_hz < speed) {
839 if (psr+1 < S3C64XX_SPI_PSR_MASK) {
840 psr++;
841 } else {
842 err = -EINVAL;
843 goto setup_exit;
844 }
845 }
846
847 speed = clk_get_rate(sdd->src_clk) / 2 / (psr + 1);
848 if (spi->max_speed_hz >= speed) {
849 spi->max_speed_hz = speed;
850 } else {
851 dev_err(&spi->dev, "Can't set %dHz transfer speed\n",
852 spi->max_speed_hz);
853 err = -EINVAL;
854 goto setup_exit;
855 }
856 }
857
858 pm_runtime_mark_last_busy(&sdd->pdev->dev);
859 pm_runtime_put_autosuspend(&sdd->pdev->dev);
860 s3c64xx_spi_set_cs(spi, false);
861
862 return 0;
863
864setup_exit:
865 pm_runtime_mark_last_busy(&sdd->pdev->dev);
866 pm_runtime_put_autosuspend(&sdd->pdev->dev);
867 /* setup() returns with device de-selected */
868 s3c64xx_spi_set_cs(spi, false);
869
870 if (gpio_is_valid(spi->cs_gpio))
871 gpio_free(spi->cs_gpio);
872 spi_set_ctldata(spi, NULL);
873
874err_gpio_req:
875 if (spi->dev.of_node)
876 kfree(cs);
877
878 return err;
879}
880
881static void s3c64xx_spi_cleanup(struct spi_device *spi)
882{
883 struct s3c64xx_spi_csinfo *cs = spi_get_ctldata(spi);
884
885 if (gpio_is_valid(spi->cs_gpio)) {
886 gpio_free(spi->cs_gpio);
887 if (spi->dev.of_node)
888 kfree(cs);
889 else {
890 /* On non-DT platforms, the SPI core sets
891 * spi->cs_gpio to -ENOENT and .setup()
892 * overrides it with the GPIO pin value
893 * passed using platform data.
894 */
895 spi->cs_gpio = -ENOENT;
896 }
897 }
898
899 spi_set_ctldata(spi, NULL);
900}
901
902static irqreturn_t s3c64xx_spi_irq(int irq, void *data)
903{
904 struct s3c64xx_spi_driver_data *sdd = data;
905 struct spi_master *spi = sdd->master;
906 unsigned int val, clr = 0;
907
908 val = readl(sdd->regs + S3C64XX_SPI_STATUS);
909
910 if (val & S3C64XX_SPI_ST_RX_OVERRUN_ERR) {
911 clr = S3C64XX_SPI_PND_RX_OVERRUN_CLR;
912 dev_err(&spi->dev, "RX overrun\n");
913 }
914 if (val & S3C64XX_SPI_ST_RX_UNDERRUN_ERR) {
915 clr |= S3C64XX_SPI_PND_RX_UNDERRUN_CLR;
916 dev_err(&spi->dev, "RX underrun\n");
917 }
918 if (val & S3C64XX_SPI_ST_TX_OVERRUN_ERR) {
919 clr |= S3C64XX_SPI_PND_TX_OVERRUN_CLR;
920 dev_err(&spi->dev, "TX overrun\n");
921 }
922 if (val & S3C64XX_SPI_ST_TX_UNDERRUN_ERR) {
923 clr |= S3C64XX_SPI_PND_TX_UNDERRUN_CLR;
924 dev_err(&spi->dev, "TX underrun\n");
925 }
926
927 /* Clear the pending irq by setting and then clearing it */
928 writel(clr, sdd->regs + S3C64XX_SPI_PENDING_CLR);
929 writel(0, sdd->regs + S3C64XX_SPI_PENDING_CLR);
930
931 return IRQ_HANDLED;
932}
933
934static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel)
935{
936 struct s3c64xx_spi_info *sci = sdd->cntrlr_info;
937 void __iomem *regs = sdd->regs;
938 unsigned int val;
939
940 sdd->cur_speed = 0;
941
942 if (sci->no_cs)
943 writel(0, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
944 else if (!(sdd->port_conf->quirks & S3C64XX_SPI_QUIRK_CS_AUTO))
945 writel(S3C64XX_SPI_SLAVE_SIG_INACT, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
946
947 /* Disable Interrupts - we use Polling if not DMA mode */
948 writel(0, regs + S3C64XX_SPI_INT_EN);
949
950 if (!sdd->port_conf->clk_from_cmu)
951 writel(sci->src_clk_nr << S3C64XX_SPI_CLKSEL_SRCSHFT,
952 regs + S3C64XX_SPI_CLK_CFG);
953 writel(0, regs + S3C64XX_SPI_MODE_CFG);
954 writel(0, regs + S3C64XX_SPI_PACKET_CNT);
955
956 /* Clear any irq pending bits, should set and clear the bits */
957 val = S3C64XX_SPI_PND_RX_OVERRUN_CLR |
958 S3C64XX_SPI_PND_RX_UNDERRUN_CLR |
959 S3C64XX_SPI_PND_TX_OVERRUN_CLR |
960 S3C64XX_SPI_PND_TX_UNDERRUN_CLR;
961 writel(val, regs + S3C64XX_SPI_PENDING_CLR);
962 writel(0, regs + S3C64XX_SPI_PENDING_CLR);
963
964 writel(0, regs + S3C64XX_SPI_SWAP_CFG);
965
966 val = readl(regs + S3C64XX_SPI_MODE_CFG);
967 val &= ~S3C64XX_SPI_MODE_4BURST;
968 val &= ~(S3C64XX_SPI_MAX_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF);
969 val |= (S3C64XX_SPI_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF);
970 writel(val, regs + S3C64XX_SPI_MODE_CFG);
971
972 flush_fifo(sdd);
973}
974
975#ifdef CONFIG_OF
976static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev)
977{
978 struct s3c64xx_spi_info *sci;
979 u32 temp;
980
981 sci = devm_kzalloc(dev, sizeof(*sci), GFP_KERNEL);
982 if (!sci)
983 return ERR_PTR(-ENOMEM);
984
985 if (of_property_read_u32(dev->of_node, "samsung,spi-src-clk", &temp)) {
986 dev_warn(dev, "spi bus clock parent not specified, using clock at index 0 as parent\n");
987 sci->src_clk_nr = 0;
988 } else {
989 sci->src_clk_nr = temp;
990 }
991
992 if (of_property_read_u32(dev->of_node, "num-cs", &temp)) {
993 dev_warn(dev, "number of chip select lines not specified, assuming 1 chip select line\n");
994 sci->num_cs = 1;
995 } else {
996 sci->num_cs = temp;
997 }
998
999 sci->no_cs = of_property_read_bool(dev->of_node, "no-cs-readback");
1000
1001 return sci;
1002}
1003#else
1004static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev)
1005{
1006 return dev_get_platdata(dev);
1007}
1008#endif
1009
1010static const struct of_device_id s3c64xx_spi_dt_match[];
1011
1012static inline struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config(
1013 struct platform_device *pdev)
1014{
1015#ifdef CONFIG_OF
1016 if (pdev->dev.of_node) {
1017 const struct of_device_id *match;
1018 match = of_match_node(s3c64xx_spi_dt_match, pdev->dev.of_node);
1019 return (struct s3c64xx_spi_port_config *)match->data;
1020 }
1021#endif
1022 return (struct s3c64xx_spi_port_config *)
1023 platform_get_device_id(pdev)->driver_data;
1024}
1025
1026static int s3c64xx_spi_probe(struct platform_device *pdev)
1027{
1028 struct resource *mem_res;
1029 struct s3c64xx_spi_driver_data *sdd;
1030 struct s3c64xx_spi_info *sci = dev_get_platdata(&pdev->dev);
1031 struct spi_master *master;
1032 int ret, irq;
1033 char clk_name[16];
1034
1035 if (!sci && pdev->dev.of_node) {
1036 sci = s3c64xx_spi_parse_dt(&pdev->dev);
1037 if (IS_ERR(sci))
1038 return PTR_ERR(sci);
1039 }
1040
1041 if (!sci) {
1042 dev_err(&pdev->dev, "platform_data missing!\n");
1043 return -ENODEV;
1044 }
1045
1046 mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1047 if (mem_res == NULL) {
1048 dev_err(&pdev->dev, "Unable to get SPI MEM resource\n");
1049 return -ENXIO;
1050 }
1051
1052 irq = platform_get_irq(pdev, 0);
1053 if (irq < 0) {
1054 dev_warn(&pdev->dev, "Failed to get IRQ: %d\n", irq);
1055 return irq;
1056 }
1057
1058 master = spi_alloc_master(&pdev->dev,
1059 sizeof(struct s3c64xx_spi_driver_data));
1060 if (master == NULL) {
1061 dev_err(&pdev->dev, "Unable to allocate SPI Master\n");
1062 return -ENOMEM;
1063 }
1064
1065 platform_set_drvdata(pdev, master);
1066
1067 sdd = spi_master_get_devdata(master);
1068 sdd->port_conf = s3c64xx_spi_get_port_config(pdev);
1069 sdd->master = master;
1070 sdd->cntrlr_info = sci;
1071 sdd->pdev = pdev;
1072 sdd->sfr_start = mem_res->start;
1073 if (pdev->dev.of_node) {
1074 ret = of_alias_get_id(pdev->dev.of_node, "spi");
1075 if (ret < 0) {
1076 dev_err(&pdev->dev, "failed to get alias id, errno %d\n",
1077 ret);
1078 goto err_deref_master;
1079 }
1080 sdd->port_id = ret;
1081 } else {
1082 sdd->port_id = pdev->id;
1083 }
1084
1085 sdd->cur_bpw = 8;
1086
1087 sdd->tx_dma.direction = DMA_MEM_TO_DEV;
1088 sdd->rx_dma.direction = DMA_DEV_TO_MEM;
1089
1090 master->dev.of_node = pdev->dev.of_node;
1091 master->bus_num = sdd->port_id;
1092 master->setup = s3c64xx_spi_setup;
1093 master->cleanup = s3c64xx_spi_cleanup;
1094 master->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer;
1095 master->prepare_message = s3c64xx_spi_prepare_message;
1096 master->transfer_one = s3c64xx_spi_transfer_one;
1097 master->unprepare_transfer_hardware = s3c64xx_spi_unprepare_transfer;
1098 master->num_chipselect = sci->num_cs;
1099 master->dma_alignment = 8;
1100 master->bits_per_word_mask = SPI_BPW_MASK(32) | SPI_BPW_MASK(16) |
1101 SPI_BPW_MASK(8);
1102 /* the spi->mode bits understood by this driver: */
1103 master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH;
1104 master->auto_runtime_pm = true;
1105 if (!is_polling(sdd))
1106 master->can_dma = s3c64xx_spi_can_dma;
1107
1108 sdd->regs = devm_ioremap_resource(&pdev->dev, mem_res);
1109 if (IS_ERR(sdd->regs)) {
1110 ret = PTR_ERR(sdd->regs);
1111 goto err_deref_master;
1112 }
1113
1114 if (sci->cfg_gpio && sci->cfg_gpio()) {
1115 dev_err(&pdev->dev, "Unable to config gpio\n");
1116 ret = -EBUSY;
1117 goto err_deref_master;
1118 }
1119
1120 /* Setup clocks */
1121 sdd->clk = devm_clk_get(&pdev->dev, "spi");
1122 if (IS_ERR(sdd->clk)) {
1123 dev_err(&pdev->dev, "Unable to acquire clock 'spi'\n");
1124 ret = PTR_ERR(sdd->clk);
1125 goto err_deref_master;
1126 }
1127
1128 ret = clk_prepare_enable(sdd->clk);
1129 if (ret) {
1130 dev_err(&pdev->dev, "Couldn't enable clock 'spi'\n");
1131 goto err_deref_master;
1132 }
1133
1134 sprintf(clk_name, "spi_busclk%d", sci->src_clk_nr);
1135 sdd->src_clk = devm_clk_get(&pdev->dev, clk_name);
1136 if (IS_ERR(sdd->src_clk)) {
1137 dev_err(&pdev->dev,
1138 "Unable to acquire clock '%s'\n", clk_name);
1139 ret = PTR_ERR(sdd->src_clk);
1140 goto err_disable_clk;
1141 }
1142
1143 ret = clk_prepare_enable(sdd->src_clk);
1144 if (ret) {
1145 dev_err(&pdev->dev, "Couldn't enable clock '%s'\n", clk_name);
1146 goto err_disable_clk;
1147 }
1148
1149 if (sdd->port_conf->clk_ioclk) {
1150 sdd->ioclk = devm_clk_get(&pdev->dev, "spi_ioclk");
1151 if (IS_ERR(sdd->ioclk)) {
1152 dev_err(&pdev->dev, "Unable to acquire 'ioclk'\n");
1153 ret = PTR_ERR(sdd->ioclk);
1154 goto err_disable_src_clk;
1155 }
1156
1157 ret = clk_prepare_enable(sdd->ioclk);
1158 if (ret) {
1159 dev_err(&pdev->dev, "Couldn't enable clock 'ioclk'\n");
1160 goto err_disable_src_clk;
1161 }
1162 }
1163
1164 pm_runtime_set_autosuspend_delay(&pdev->dev, AUTOSUSPEND_TIMEOUT);
1165 pm_runtime_use_autosuspend(&pdev->dev);
1166 pm_runtime_set_active(&pdev->dev);
1167 pm_runtime_enable(&pdev->dev);
1168 pm_runtime_get_sync(&pdev->dev);
1169
1170 /* Setup Deufult Mode */
1171 s3c64xx_spi_hwinit(sdd, sdd->port_id);
1172
1173 spin_lock_init(&sdd->lock);
1174 init_completion(&sdd->xfer_completion);
1175
1176 ret = devm_request_irq(&pdev->dev, irq, s3c64xx_spi_irq, 0,
1177 "spi-s3c64xx", sdd);
1178 if (ret != 0) {
1179 dev_err(&pdev->dev, "Failed to request IRQ %d: %d\n",
1180 irq, ret);
1181 goto err_pm_put;
1182 }
1183
1184 writel(S3C64XX_SPI_INT_RX_OVERRUN_EN | S3C64XX_SPI_INT_RX_UNDERRUN_EN |
1185 S3C64XX_SPI_INT_TX_OVERRUN_EN | S3C64XX_SPI_INT_TX_UNDERRUN_EN,
1186 sdd->regs + S3C64XX_SPI_INT_EN);
1187
1188 ret = devm_spi_register_master(&pdev->dev, master);
1189 if (ret != 0) {
1190 dev_err(&pdev->dev, "cannot register SPI master: %d\n", ret);
1191 goto err_pm_put;
1192 }
1193
1194 dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d with %d Slaves attached\n",
1195 sdd->port_id, master->num_chipselect);
1196 dev_dbg(&pdev->dev, "\tIOmem=[%pR]\tFIFO %dbytes\n",
1197 mem_res, (FIFO_LVL_MASK(sdd) >> 1) + 1);
1198
1199 pm_runtime_mark_last_busy(&pdev->dev);
1200 pm_runtime_put_autosuspend(&pdev->dev);
1201
1202 return 0;
1203
1204err_pm_put:
1205 pm_runtime_put_noidle(&pdev->dev);
1206 pm_runtime_disable(&pdev->dev);
1207 pm_runtime_set_suspended(&pdev->dev);
1208
1209 clk_disable_unprepare(sdd->ioclk);
1210err_disable_src_clk:
1211 clk_disable_unprepare(sdd->src_clk);
1212err_disable_clk:
1213 clk_disable_unprepare(sdd->clk);
1214err_deref_master:
1215 spi_master_put(master);
1216
1217 return ret;
1218}
1219
1220static int s3c64xx_spi_remove(struct platform_device *pdev)
1221{
1222 struct spi_master *master = platform_get_drvdata(pdev);
1223 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1224
1225 pm_runtime_get_sync(&pdev->dev);
1226
1227 writel(0, sdd->regs + S3C64XX_SPI_INT_EN);
1228
1229 clk_disable_unprepare(sdd->ioclk);
1230
1231 clk_disable_unprepare(sdd->src_clk);
1232
1233 clk_disable_unprepare(sdd->clk);
1234
1235 pm_runtime_put_noidle(&pdev->dev);
1236 pm_runtime_disable(&pdev->dev);
1237 pm_runtime_set_suspended(&pdev->dev);
1238
1239 return 0;
1240}
1241
1242#ifdef CONFIG_PM_SLEEP
1243static int s3c64xx_spi_suspend(struct device *dev)
1244{
1245 struct spi_master *master = dev_get_drvdata(dev);
1246 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1247
1248 int ret = spi_master_suspend(master);
1249 if (ret)
1250 return ret;
1251
1252 ret = pm_runtime_force_suspend(dev);
1253 if (ret < 0)
1254 return ret;
1255
1256 sdd->cur_speed = 0; /* Output Clock is stopped */
1257
1258 return 0;
1259}
1260
1261static int s3c64xx_spi_resume(struct device *dev)
1262{
1263 struct spi_master *master = dev_get_drvdata(dev);
1264 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1265 struct s3c64xx_spi_info *sci = sdd->cntrlr_info;
1266 int ret;
1267
1268 if (sci->cfg_gpio)
1269 sci->cfg_gpio();
1270
1271 ret = pm_runtime_force_resume(dev);
1272 if (ret < 0)
1273 return ret;
1274
1275 s3c64xx_spi_hwinit(sdd, sdd->port_id);
1276
1277 return spi_master_resume(master);
1278}
1279#endif /* CONFIG_PM_SLEEP */
1280
1281#ifdef CONFIG_PM
1282static int s3c64xx_spi_runtime_suspend(struct device *dev)
1283{
1284 struct spi_master *master = dev_get_drvdata(dev);
1285 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1286
1287 clk_disable_unprepare(sdd->clk);
1288 clk_disable_unprepare(sdd->src_clk);
1289 clk_disable_unprepare(sdd->ioclk);
1290
1291 return 0;
1292}
1293
1294static int s3c64xx_spi_runtime_resume(struct device *dev)
1295{
1296 struct spi_master *master = dev_get_drvdata(dev);
1297 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1298 int ret;
1299
1300 if (sdd->port_conf->clk_ioclk) {
1301 ret = clk_prepare_enable(sdd->ioclk);
1302 if (ret != 0)
1303 return ret;
1304 }
1305
1306 ret = clk_prepare_enable(sdd->src_clk);
1307 if (ret != 0)
1308 goto err_disable_ioclk;
1309
1310 ret = clk_prepare_enable(sdd->clk);
1311 if (ret != 0)
1312 goto err_disable_src_clk;
1313
1314 return 0;
1315
1316err_disable_src_clk:
1317 clk_disable_unprepare(sdd->src_clk);
1318err_disable_ioclk:
1319 clk_disable_unprepare(sdd->ioclk);
1320
1321 return ret;
1322}
1323#endif /* CONFIG_PM */
1324
1325static const struct dev_pm_ops s3c64xx_spi_pm = {
1326 SET_SYSTEM_SLEEP_PM_OPS(s3c64xx_spi_suspend, s3c64xx_spi_resume)
1327 SET_RUNTIME_PM_OPS(s3c64xx_spi_runtime_suspend,
1328 s3c64xx_spi_runtime_resume, NULL)
1329};
1330
1331static struct s3c64xx_spi_port_config s3c2443_spi_port_config = {
1332 .fifo_lvl_mask = { 0x7f },
1333 .rx_lvl_offset = 13,
1334 .tx_st_done = 21,
1335 .high_speed = true,
1336};
1337
1338static struct s3c64xx_spi_port_config s3c6410_spi_port_config = {
1339 .fifo_lvl_mask = { 0x7f, 0x7F },
1340 .rx_lvl_offset = 13,
1341 .tx_st_done = 21,
1342};
1343
1344static struct s3c64xx_spi_port_config s5pv210_spi_port_config = {
1345 .fifo_lvl_mask = { 0x1ff, 0x7F },
1346 .rx_lvl_offset = 15,
1347 .tx_st_done = 25,
1348 .high_speed = true,
1349};
1350
1351static struct s3c64xx_spi_port_config exynos4_spi_port_config = {
1352 .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F },
1353 .rx_lvl_offset = 15,
1354 .tx_st_done = 25,
1355 .high_speed = true,
1356 .clk_from_cmu = true,
1357};
1358
1359static struct s3c64xx_spi_port_config exynos5440_spi_port_config = {
1360 .fifo_lvl_mask = { 0x1ff },
1361 .rx_lvl_offset = 15,
1362 .tx_st_done = 25,
1363 .high_speed = true,
1364 .clk_from_cmu = true,
1365 .quirks = S3C64XX_SPI_QUIRK_POLL,
1366};
1367
1368static struct s3c64xx_spi_port_config exynos7_spi_port_config = {
1369 .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F, 0x7F, 0x7F, 0x1ff},
1370 .rx_lvl_offset = 15,
1371 .tx_st_done = 25,
1372 .high_speed = true,
1373 .clk_from_cmu = true,
1374 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1375};
1376
1377static struct s3c64xx_spi_port_config exynos5433_spi_port_config = {
1378 .fifo_lvl_mask = { 0x1ff, 0x7f, 0x7f, 0x7f, 0x7f, 0x1ff},
1379 .rx_lvl_offset = 15,
1380 .tx_st_done = 25,
1381 .high_speed = true,
1382 .clk_from_cmu = true,
1383 .clk_ioclk = true,
1384 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1385};
1386
1387static const struct platform_device_id s3c64xx_spi_driver_ids[] = {
1388 {
1389 .name = "s3c2443-spi",
1390 .driver_data = (kernel_ulong_t)&s3c2443_spi_port_config,
1391 }, {
1392 .name = "s3c6410-spi",
1393 .driver_data = (kernel_ulong_t)&s3c6410_spi_port_config,
1394 },
1395 { },
1396};
1397
1398static const struct of_device_id s3c64xx_spi_dt_match[] = {
1399 { .compatible = "samsung,s3c2443-spi",
1400 .data = (void *)&s3c2443_spi_port_config,
1401 },
1402 { .compatible = "samsung,s3c6410-spi",
1403 .data = (void *)&s3c6410_spi_port_config,
1404 },
1405 { .compatible = "samsung,s5pv210-spi",
1406 .data = (void *)&s5pv210_spi_port_config,
1407 },
1408 { .compatible = "samsung,exynos4210-spi",
1409 .data = (void *)&exynos4_spi_port_config,
1410 },
1411 { .compatible = "samsung,exynos5440-spi",
1412 .data = (void *)&exynos5440_spi_port_config,
1413 },
1414 { .compatible = "samsung,exynos7-spi",
1415 .data = (void *)&exynos7_spi_port_config,
1416 },
1417 { .compatible = "samsung,exynos5433-spi",
1418 .data = (void *)&exynos5433_spi_port_config,
1419 },
1420 { },
1421};
1422MODULE_DEVICE_TABLE(of, s3c64xx_spi_dt_match);
1423
1424static struct platform_driver s3c64xx_spi_driver = {
1425 .driver = {
1426 .name = "s3c64xx-spi",
1427 .pm = &s3c64xx_spi_pm,
1428 .of_match_table = of_match_ptr(s3c64xx_spi_dt_match),
1429 },
1430 .probe = s3c64xx_spi_probe,
1431 .remove = s3c64xx_spi_remove,
1432 .id_table = s3c64xx_spi_driver_ids,
1433};
1434MODULE_ALIAS("platform:s3c64xx-spi");
1435
1436module_platform_driver(s3c64xx_spi_driver);
1437
1438MODULE_AUTHOR("Jaswinder Singh <jassi.brar@samsung.com>");
1439MODULE_DESCRIPTION("S3C64XX SPI Controller Driver");
1440MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0+
2//
3// Copyright (c) 2009 Samsung Electronics Co., Ltd.
4// Jaswinder Singh <jassi.brar@samsung.com>
5
6#include <linux/bitops.h>
7#include <linux/bits.h>
8#include <linux/clk.h>
9#include <linux/delay.h>
10#include <linux/dma-mapping.h>
11#include <linux/dmaengine.h>
12#include <linux/init.h>
13#include <linux/interrupt.h>
14#include <linux/io.h>
15#include <linux/module.h>
16#include <linux/of.h>
17#include <linux/platform_data/spi-s3c64xx.h>
18#include <linux/platform_device.h>
19#include <linux/pm_runtime.h>
20#include <linux/spi/spi.h>
21#include <linux/types.h>
22
23#define MAX_SPI_PORTS 12
24#define S3C64XX_SPI_QUIRK_CS_AUTO (1 << 1)
25#define AUTOSUSPEND_TIMEOUT 2000
26
27/* Registers and bit-fields */
28
29#define S3C64XX_SPI_CH_CFG 0x00
30#define S3C64XX_SPI_CLK_CFG 0x04
31#define S3C64XX_SPI_MODE_CFG 0x08
32#define S3C64XX_SPI_CS_REG 0x0C
33#define S3C64XX_SPI_INT_EN 0x10
34#define S3C64XX_SPI_STATUS 0x14
35#define S3C64XX_SPI_TX_DATA 0x18
36#define S3C64XX_SPI_RX_DATA 0x1C
37#define S3C64XX_SPI_PACKET_CNT 0x20
38#define S3C64XX_SPI_PENDING_CLR 0x24
39#define S3C64XX_SPI_SWAP_CFG 0x28
40#define S3C64XX_SPI_FB_CLK 0x2C
41
42#define S3C64XX_SPI_CH_HS_EN (1<<6) /* High Speed Enable */
43#define S3C64XX_SPI_CH_SW_RST (1<<5)
44#define S3C64XX_SPI_CH_SLAVE (1<<4)
45#define S3C64XX_SPI_CPOL_L (1<<3)
46#define S3C64XX_SPI_CPHA_B (1<<2)
47#define S3C64XX_SPI_CH_RXCH_ON (1<<1)
48#define S3C64XX_SPI_CH_TXCH_ON (1<<0)
49
50#define S3C64XX_SPI_CLKSEL_SRCMSK (3<<9)
51#define S3C64XX_SPI_CLKSEL_SRCSHFT 9
52#define S3C64XX_SPI_ENCLK_ENABLE (1<<8)
53#define S3C64XX_SPI_PSR_MASK 0xff
54
55#define S3C64XX_SPI_MODE_CH_TSZ_BYTE (0<<29)
56#define S3C64XX_SPI_MODE_CH_TSZ_HALFWORD (1<<29)
57#define S3C64XX_SPI_MODE_CH_TSZ_WORD (2<<29)
58#define S3C64XX_SPI_MODE_CH_TSZ_MASK (3<<29)
59#define S3C64XX_SPI_MODE_BUS_TSZ_BYTE (0<<17)
60#define S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD (1<<17)
61#define S3C64XX_SPI_MODE_BUS_TSZ_WORD (2<<17)
62#define S3C64XX_SPI_MODE_BUS_TSZ_MASK (3<<17)
63#define S3C64XX_SPI_MODE_RX_RDY_LVL GENMASK(16, 11)
64#define S3C64XX_SPI_MODE_RX_RDY_LVL_SHIFT 11
65#define S3C64XX_SPI_MODE_SELF_LOOPBACK (1<<3)
66#define S3C64XX_SPI_MODE_RXDMA_ON (1<<2)
67#define S3C64XX_SPI_MODE_TXDMA_ON (1<<1)
68#define S3C64XX_SPI_MODE_4BURST (1<<0)
69
70#define S3C64XX_SPI_CS_NSC_CNT_2 (2<<4)
71#define S3C64XX_SPI_CS_AUTO (1<<1)
72#define S3C64XX_SPI_CS_SIG_INACT (1<<0)
73
74#define S3C64XX_SPI_INT_TRAILING_EN (1<<6)
75#define S3C64XX_SPI_INT_RX_OVERRUN_EN (1<<5)
76#define S3C64XX_SPI_INT_RX_UNDERRUN_EN (1<<4)
77#define S3C64XX_SPI_INT_TX_OVERRUN_EN (1<<3)
78#define S3C64XX_SPI_INT_TX_UNDERRUN_EN (1<<2)
79#define S3C64XX_SPI_INT_RX_FIFORDY_EN (1<<1)
80#define S3C64XX_SPI_INT_TX_FIFORDY_EN (1<<0)
81
82#define S3C64XX_SPI_ST_RX_FIFO_RDY_V2 GENMASK(23, 15)
83#define S3C64XX_SPI_ST_TX_FIFO_RDY_V2 GENMASK(14, 6)
84#define S3C64XX_SPI_ST_TX_FIFO_LVL_SHIFT 6
85#define S3C64XX_SPI_ST_RX_OVERRUN_ERR (1<<5)
86#define S3C64XX_SPI_ST_RX_UNDERRUN_ERR (1<<4)
87#define S3C64XX_SPI_ST_TX_OVERRUN_ERR (1<<3)
88#define S3C64XX_SPI_ST_TX_UNDERRUN_ERR (1<<2)
89#define S3C64XX_SPI_ST_RX_FIFORDY (1<<1)
90#define S3C64XX_SPI_ST_TX_FIFORDY (1<<0)
91
92#define S3C64XX_SPI_PACKET_CNT_EN (1<<16)
93#define S3C64XX_SPI_PACKET_CNT_MASK GENMASK(15, 0)
94
95#define S3C64XX_SPI_PND_TX_UNDERRUN_CLR (1<<4)
96#define S3C64XX_SPI_PND_TX_OVERRUN_CLR (1<<3)
97#define S3C64XX_SPI_PND_RX_UNDERRUN_CLR (1<<2)
98#define S3C64XX_SPI_PND_RX_OVERRUN_CLR (1<<1)
99#define S3C64XX_SPI_PND_TRAILING_CLR (1<<0)
100
101#define S3C64XX_SPI_SWAP_RX_HALF_WORD (1<<7)
102#define S3C64XX_SPI_SWAP_RX_BYTE (1<<6)
103#define S3C64XX_SPI_SWAP_RX_BIT (1<<5)
104#define S3C64XX_SPI_SWAP_RX_EN (1<<4)
105#define S3C64XX_SPI_SWAP_TX_HALF_WORD (1<<3)
106#define S3C64XX_SPI_SWAP_TX_BYTE (1<<2)
107#define S3C64XX_SPI_SWAP_TX_BIT (1<<1)
108#define S3C64XX_SPI_SWAP_TX_EN (1<<0)
109
110#define S3C64XX_SPI_FBCLK_MSK (3<<0)
111
112#define FIFO_LVL_MASK(i) ((i)->port_conf->fifo_lvl_mask[i->port_id])
113#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & \
114 (1 << (i)->port_conf->tx_st_done)) ? 1 : 0)
115#define TX_FIFO_LVL(v, sdd) (((v) & (sdd)->tx_fifomask) >> \
116 __ffs((sdd)->tx_fifomask))
117#define RX_FIFO_LVL(v, sdd) (((v) & (sdd)->rx_fifomask) >> \
118 __ffs((sdd)->rx_fifomask))
119#define FIFO_DEPTH(i) ((FIFO_LVL_MASK(i) >> 1) + 1)
120
121#define S3C64XX_SPI_MAX_TRAILCNT 0x3ff
122#define S3C64XX_SPI_TRAILCNT_OFF 19
123
124#define S3C64XX_SPI_POLLING_SIZE 32
125
126#define msecs_to_loops(t) (loops_per_jiffy / 1000 * HZ * t)
127#define is_polling(x) (x->cntrlr_info->polling)
128
129#define RXBUSY (1<<2)
130#define TXBUSY (1<<3)
131
132struct s3c64xx_spi_dma_data {
133 struct dma_chan *ch;
134 dma_cookie_t cookie;
135 enum dma_transfer_direction direction;
136};
137
138/**
139 * struct s3c64xx_spi_port_config - SPI Controller hardware info
140 * @fifo_lvl_mask: [DEPRECATED] use @{rx, tx}_fifomask instead.
141 * @rx_lvl_offset: [DEPRECATED] use @{rx,tx}_fifomask instead.
142 * @fifo_depth: depth of the FIFO.
143 * @rx_fifomask: SPI_STATUS.RX_FIFO_LVL mask. Shifted mask defining the field's
144 * length and position.
145 * @tx_fifomask: SPI_STATUS.TX_FIFO_LVL mask. Shifted mask defining the field's
146 * length and position.
147 * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter.
148 * @clk_div: Internal clock divider
149 * @quirks: Bitmask of known quirks
150 * @high_speed: True, if the controller supports HIGH_SPEED_EN bit.
151 * @clk_from_cmu: True, if the controller does not include a clock mux and
152 * prescaler unit.
153 * @clk_ioclk: True if clock is present on this device
154 * @has_loopback: True if loopback mode can be supported
155 * @use_32bit_io: True if the SoC allows only 32-bit register accesses.
156 *
157 * The Samsung s3c64xx SPI controller are used on various Samsung SoC's but
158 * differ in some aspects such as the size of the fifo and spi bus clock
159 * setup. Such differences are specified to the driver using this structure
160 * which is provided as driver data to the driver.
161 */
162struct s3c64xx_spi_port_config {
163 int fifo_lvl_mask[MAX_SPI_PORTS];
164 int rx_lvl_offset;
165 unsigned int fifo_depth;
166 u32 rx_fifomask;
167 u32 tx_fifomask;
168 int tx_st_done;
169 int quirks;
170 int clk_div;
171 bool high_speed;
172 bool clk_from_cmu;
173 bool clk_ioclk;
174 bool has_loopback;
175 bool use_32bit_io;
176};
177
178/**
179 * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver.
180 * @clk: Pointer to the spi clock.
181 * @src_clk: Pointer to the clock used to generate SPI signals.
182 * @ioclk: Pointer to the i/o clock between host and target
183 * @pdev: Pointer to device's platform device data
184 * @host: Pointer to the SPI Protocol host.
185 * @cntrlr_info: Platform specific data for the controller this driver manages.
186 * @lock: Controller specific lock.
187 * @state: Set of FLAGS to indicate status.
188 * @sfr_start: BUS address of SPI controller regs.
189 * @regs: Pointer to ioremap'ed controller registers.
190 * @xfer_completion: To indicate completion of xfer task.
191 * @cur_mode: Stores the active configuration of the controller.
192 * @cur_bpw: Stores the active bits per word settings.
193 * @cur_speed: Current clock speed
194 * @rx_dma: Local receive DMA data (e.g. chan and direction)
195 * @tx_dma: Local transmit DMA data (e.g. chan and direction)
196 * @port_conf: Local SPI port configuration data
197 * @port_id: [DEPRECATED] use @{rx,tx}_fifomask instead.
198 * @fifo_depth: depth of the FIFO.
199 * @rx_fifomask: SPI_STATUS.RX_FIFO_LVL mask. Shifted mask defining the field's
200 * length and position.
201 * @tx_fifomask: SPI_STATUS.TX_FIFO_LVL mask. Shifted mask defining the field's
202 * length and position.
203 */
204struct s3c64xx_spi_driver_data {
205 void __iomem *regs;
206 struct clk *clk;
207 struct clk *src_clk;
208 struct clk *ioclk;
209 struct platform_device *pdev;
210 struct spi_controller *host;
211 struct s3c64xx_spi_info *cntrlr_info;
212 spinlock_t lock;
213 unsigned long sfr_start;
214 struct completion xfer_completion;
215 unsigned state;
216 unsigned cur_mode, cur_bpw;
217 unsigned cur_speed;
218 struct s3c64xx_spi_dma_data rx_dma;
219 struct s3c64xx_spi_dma_data tx_dma;
220 const struct s3c64xx_spi_port_config *port_conf;
221 unsigned int port_id;
222 unsigned int fifo_depth;
223 u32 rx_fifomask;
224 u32 tx_fifomask;
225};
226
227static void s3c64xx_flush_fifo(struct s3c64xx_spi_driver_data *sdd)
228{
229 void __iomem *regs = sdd->regs;
230 unsigned long loops;
231 u32 val;
232
233 writel(0, regs + S3C64XX_SPI_PACKET_CNT);
234
235 val = readl(regs + S3C64XX_SPI_CH_CFG);
236 val &= ~(S3C64XX_SPI_CH_RXCH_ON | S3C64XX_SPI_CH_TXCH_ON);
237 writel(val, regs + S3C64XX_SPI_CH_CFG);
238
239 val = readl(regs + S3C64XX_SPI_CH_CFG);
240 val |= S3C64XX_SPI_CH_SW_RST;
241 val &= ~S3C64XX_SPI_CH_HS_EN;
242 writel(val, regs + S3C64XX_SPI_CH_CFG);
243
244 /* Flush TxFIFO*/
245 loops = msecs_to_loops(1);
246 do {
247 val = readl(regs + S3C64XX_SPI_STATUS);
248 } while (TX_FIFO_LVL(val, sdd) && --loops);
249
250 if (loops == 0)
251 dev_warn(&sdd->pdev->dev, "Timed out flushing TX FIFO\n");
252
253 /* Flush RxFIFO*/
254 loops = msecs_to_loops(1);
255 do {
256 val = readl(regs + S3C64XX_SPI_STATUS);
257 if (RX_FIFO_LVL(val, sdd))
258 readl(regs + S3C64XX_SPI_RX_DATA);
259 else
260 break;
261 } while (--loops);
262
263 if (loops == 0)
264 dev_warn(&sdd->pdev->dev, "Timed out flushing RX FIFO\n");
265
266 val = readl(regs + S3C64XX_SPI_CH_CFG);
267 val &= ~S3C64XX_SPI_CH_SW_RST;
268 writel(val, regs + S3C64XX_SPI_CH_CFG);
269
270 val = readl(regs + S3C64XX_SPI_MODE_CFG);
271 val &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON);
272 writel(val, regs + S3C64XX_SPI_MODE_CFG);
273}
274
275static void s3c64xx_spi_dmacb(void *data)
276{
277 struct s3c64xx_spi_driver_data *sdd;
278 struct s3c64xx_spi_dma_data *dma = data;
279 unsigned long flags;
280
281 if (dma->direction == DMA_DEV_TO_MEM)
282 sdd = container_of(data,
283 struct s3c64xx_spi_driver_data, rx_dma);
284 else
285 sdd = container_of(data,
286 struct s3c64xx_spi_driver_data, tx_dma);
287
288 spin_lock_irqsave(&sdd->lock, flags);
289
290 if (dma->direction == DMA_DEV_TO_MEM) {
291 sdd->state &= ~RXBUSY;
292 if (!(sdd->state & TXBUSY))
293 complete(&sdd->xfer_completion);
294 } else {
295 sdd->state &= ~TXBUSY;
296 if (!(sdd->state & RXBUSY))
297 complete(&sdd->xfer_completion);
298 }
299
300 spin_unlock_irqrestore(&sdd->lock, flags);
301}
302
303static int s3c64xx_prepare_dma(struct s3c64xx_spi_dma_data *dma,
304 struct sg_table *sgt)
305{
306 struct s3c64xx_spi_driver_data *sdd;
307 struct dma_slave_config config;
308 struct dma_async_tx_descriptor *desc;
309 int ret;
310
311 memset(&config, 0, sizeof(config));
312
313 if (dma->direction == DMA_DEV_TO_MEM) {
314 sdd = container_of((void *)dma,
315 struct s3c64xx_spi_driver_data, rx_dma);
316 config.src_addr = sdd->sfr_start + S3C64XX_SPI_RX_DATA;
317 config.src_addr_width = sdd->cur_bpw / 8;
318 config.src_maxburst = 1;
319 } else {
320 sdd = container_of((void *)dma,
321 struct s3c64xx_spi_driver_data, tx_dma);
322 config.dst_addr = sdd->sfr_start + S3C64XX_SPI_TX_DATA;
323 config.dst_addr_width = sdd->cur_bpw / 8;
324 config.dst_maxburst = 1;
325 }
326 config.direction = dma->direction;
327 ret = dmaengine_slave_config(dma->ch, &config);
328 if (ret)
329 return ret;
330
331 desc = dmaengine_prep_slave_sg(dma->ch, sgt->sgl, sgt->nents,
332 dma->direction, DMA_PREP_INTERRUPT);
333 if (!desc) {
334 dev_err(&sdd->pdev->dev, "unable to prepare %s scatterlist",
335 dma->direction == DMA_DEV_TO_MEM ? "rx" : "tx");
336 return -ENOMEM;
337 }
338
339 desc->callback = s3c64xx_spi_dmacb;
340 desc->callback_param = dma;
341
342 dma->cookie = dmaengine_submit(desc);
343 ret = dma_submit_error(dma->cookie);
344 if (ret) {
345 dev_err(&sdd->pdev->dev, "DMA submission failed");
346 return ret;
347 }
348
349 dma_async_issue_pending(dma->ch);
350 return 0;
351}
352
353static void s3c64xx_spi_set_cs(struct spi_device *spi, bool enable)
354{
355 struct s3c64xx_spi_driver_data *sdd =
356 spi_controller_get_devdata(spi->controller);
357
358 if (sdd->cntrlr_info->no_cs)
359 return;
360
361 if (enable) {
362 if (!(sdd->port_conf->quirks & S3C64XX_SPI_QUIRK_CS_AUTO)) {
363 writel(0, sdd->regs + S3C64XX_SPI_CS_REG);
364 } else {
365 u32 ssel = readl(sdd->regs + S3C64XX_SPI_CS_REG);
366
367 ssel |= (S3C64XX_SPI_CS_AUTO |
368 S3C64XX_SPI_CS_NSC_CNT_2);
369 writel(ssel, sdd->regs + S3C64XX_SPI_CS_REG);
370 }
371 } else {
372 if (!(sdd->port_conf->quirks & S3C64XX_SPI_QUIRK_CS_AUTO))
373 writel(S3C64XX_SPI_CS_SIG_INACT,
374 sdd->regs + S3C64XX_SPI_CS_REG);
375 }
376}
377
378static int s3c64xx_spi_prepare_transfer(struct spi_controller *spi)
379{
380 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(spi);
381
382 if (is_polling(sdd))
383 return 0;
384
385 /* Requests DMA channels */
386 sdd->rx_dma.ch = dma_request_chan(&sdd->pdev->dev, "rx");
387 if (IS_ERR(sdd->rx_dma.ch)) {
388 dev_err(&sdd->pdev->dev, "Failed to get RX DMA channel\n");
389 sdd->rx_dma.ch = NULL;
390 return 0;
391 }
392
393 sdd->tx_dma.ch = dma_request_chan(&sdd->pdev->dev, "tx");
394 if (IS_ERR(sdd->tx_dma.ch)) {
395 dev_err(&sdd->pdev->dev, "Failed to get TX DMA channel\n");
396 dma_release_channel(sdd->rx_dma.ch);
397 sdd->tx_dma.ch = NULL;
398 sdd->rx_dma.ch = NULL;
399 return 0;
400 }
401
402 spi->dma_rx = sdd->rx_dma.ch;
403 spi->dma_tx = sdd->tx_dma.ch;
404
405 return 0;
406}
407
408static int s3c64xx_spi_unprepare_transfer(struct spi_controller *spi)
409{
410 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(spi);
411
412 if (is_polling(sdd))
413 return 0;
414
415 /* Releases DMA channels if they are allocated */
416 if (sdd->rx_dma.ch && sdd->tx_dma.ch) {
417 dma_release_channel(sdd->rx_dma.ch);
418 dma_release_channel(sdd->tx_dma.ch);
419 sdd->rx_dma.ch = NULL;
420 sdd->tx_dma.ch = NULL;
421 }
422
423 return 0;
424}
425
426static bool s3c64xx_spi_can_dma(struct spi_controller *host,
427 struct spi_device *spi,
428 struct spi_transfer *xfer)
429{
430 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
431
432 if (sdd->rx_dma.ch && sdd->tx_dma.ch)
433 return xfer->len >= sdd->fifo_depth;
434
435 return false;
436}
437
438static void s3c64xx_iowrite8_32_rep(volatile void __iomem *addr,
439 const void *buffer, unsigned int count)
440{
441 if (count) {
442 const u8 *buf = buffer;
443
444 do {
445 __raw_writel(*buf++, addr);
446 } while (--count);
447 }
448}
449
450static void s3c64xx_iowrite16_32_rep(volatile void __iomem *addr,
451 const void *buffer, unsigned int count)
452{
453 if (count) {
454 const u16 *buf = buffer;
455
456 do {
457 __raw_writel(*buf++, addr);
458 } while (--count);
459 }
460}
461
462static void s3c64xx_iowrite_rep(const struct s3c64xx_spi_driver_data *sdd,
463 struct spi_transfer *xfer)
464{
465 void __iomem *addr = sdd->regs + S3C64XX_SPI_TX_DATA;
466 const void *buf = xfer->tx_buf;
467 unsigned int len = xfer->len;
468
469 switch (sdd->cur_bpw) {
470 case 32:
471 iowrite32_rep(addr, buf, len / 4);
472 break;
473 case 16:
474 if (sdd->port_conf->use_32bit_io)
475 s3c64xx_iowrite16_32_rep(addr, buf, len / 2);
476 else
477 iowrite16_rep(addr, buf, len / 2);
478 break;
479 default:
480 if (sdd->port_conf->use_32bit_io)
481 s3c64xx_iowrite8_32_rep(addr, buf, len);
482 else
483 iowrite8_rep(addr, buf, len);
484 break;
485 }
486}
487
488static int s3c64xx_enable_datapath(struct s3c64xx_spi_driver_data *sdd,
489 struct spi_transfer *xfer, int dma_mode)
490{
491 void __iomem *regs = sdd->regs;
492 u32 modecfg, chcfg;
493 int ret = 0;
494
495 modecfg = readl(regs + S3C64XX_SPI_MODE_CFG);
496 modecfg &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON);
497
498 chcfg = readl(regs + S3C64XX_SPI_CH_CFG);
499 chcfg &= ~S3C64XX_SPI_CH_TXCH_ON;
500
501 if (dma_mode) {
502 chcfg &= ~S3C64XX_SPI_CH_RXCH_ON;
503 } else {
504 /* Always shift in data in FIFO, even if xfer is Tx only,
505 * this helps setting PCKT_CNT value for generating clocks
506 * as exactly needed.
507 */
508 chcfg |= S3C64XX_SPI_CH_RXCH_ON;
509 writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff)
510 | S3C64XX_SPI_PACKET_CNT_EN,
511 regs + S3C64XX_SPI_PACKET_CNT);
512 }
513
514 if (xfer->tx_buf != NULL) {
515 sdd->state |= TXBUSY;
516 chcfg |= S3C64XX_SPI_CH_TXCH_ON;
517 if (dma_mode) {
518 modecfg |= S3C64XX_SPI_MODE_TXDMA_ON;
519 ret = s3c64xx_prepare_dma(&sdd->tx_dma, &xfer->tx_sg);
520 } else {
521 s3c64xx_iowrite_rep(sdd, xfer);
522 }
523 }
524
525 if (xfer->rx_buf != NULL) {
526 sdd->state |= RXBUSY;
527
528 if (sdd->port_conf->high_speed && sdd->cur_speed >= 30000000UL
529 && !(sdd->cur_mode & SPI_CPHA))
530 chcfg |= S3C64XX_SPI_CH_HS_EN;
531
532 if (dma_mode) {
533 modecfg |= S3C64XX_SPI_MODE_RXDMA_ON;
534 chcfg |= S3C64XX_SPI_CH_RXCH_ON;
535 writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff)
536 | S3C64XX_SPI_PACKET_CNT_EN,
537 regs + S3C64XX_SPI_PACKET_CNT);
538 ret = s3c64xx_prepare_dma(&sdd->rx_dma, &xfer->rx_sg);
539 }
540 }
541
542 if (ret)
543 return ret;
544
545 writel(modecfg, regs + S3C64XX_SPI_MODE_CFG);
546 writel(chcfg, regs + S3C64XX_SPI_CH_CFG);
547
548 return 0;
549}
550
551static u32 s3c64xx_spi_wait_for_timeout(struct s3c64xx_spi_driver_data *sdd,
552 int timeout_ms)
553{
554 void __iomem *regs = sdd->regs;
555 unsigned long val = 1;
556 u32 status;
557 u32 max_fifo = sdd->fifo_depth;
558
559 if (timeout_ms)
560 val = msecs_to_loops(timeout_ms);
561
562 do {
563 status = readl(regs + S3C64XX_SPI_STATUS);
564 } while (RX_FIFO_LVL(status, sdd) < max_fifo && --val);
565
566 /* return the actual received data length */
567 return RX_FIFO_LVL(status, sdd);
568}
569
570static int s3c64xx_wait_for_dma(struct s3c64xx_spi_driver_data *sdd,
571 struct spi_transfer *xfer)
572{
573 void __iomem *regs = sdd->regs;
574 unsigned long val;
575 u32 status;
576 int ms;
577
578 /* millisecs to xfer 'len' bytes @ 'cur_speed' */
579 ms = xfer->len * 8 * 1000 / sdd->cur_speed;
580 ms += 30; /* some tolerance */
581 ms = max(ms, 100); /* minimum timeout */
582
583 val = msecs_to_jiffies(ms) + 10;
584 val = wait_for_completion_timeout(&sdd->xfer_completion, val);
585
586 /*
587 * If the previous xfer was completed within timeout, then
588 * proceed further else return -ETIMEDOUT.
589 * DmaTx returns after simply writing data in the FIFO,
590 * w/o waiting for real transmission on the bus to finish.
591 * DmaRx returns only after Dma read data from FIFO which
592 * needs bus transmission to finish, so we don't worry if
593 * Xfer involved Rx(with or without Tx).
594 */
595 if (val && !xfer->rx_buf) {
596 val = msecs_to_loops(10);
597 status = readl(regs + S3C64XX_SPI_STATUS);
598 while ((TX_FIFO_LVL(status, sdd)
599 || !S3C64XX_SPI_ST_TX_DONE(status, sdd))
600 && --val) {
601 cpu_relax();
602 status = readl(regs + S3C64XX_SPI_STATUS);
603 }
604
605 }
606
607 /* If timed out while checking rx/tx status return error */
608 if (!val)
609 return -ETIMEDOUT;
610
611 return 0;
612}
613
614static int s3c64xx_wait_for_pio(struct s3c64xx_spi_driver_data *sdd,
615 struct spi_transfer *xfer, bool use_irq)
616{
617 void __iomem *regs = sdd->regs;
618 unsigned long val;
619 u32 status;
620 int loops;
621 u32 cpy_len;
622 u8 *buf;
623 int ms;
624 unsigned long time_us;
625
626 /* microsecs to xfer 'len' bytes @ 'cur_speed' */
627 time_us = (xfer->len * 8 * 1000 * 1000) / sdd->cur_speed;
628 ms = (time_us / 1000);
629 ms += 10; /* some tolerance */
630
631 /* sleep during signal transfer time */
632 status = readl(regs + S3C64XX_SPI_STATUS);
633 if (RX_FIFO_LVL(status, sdd) < xfer->len)
634 usleep_range(time_us / 2, time_us);
635
636 if (use_irq) {
637 val = msecs_to_jiffies(ms);
638 if (!wait_for_completion_timeout(&sdd->xfer_completion, val))
639 return -ETIMEDOUT;
640 }
641
642 val = msecs_to_loops(ms);
643 do {
644 status = readl(regs + S3C64XX_SPI_STATUS);
645 } while (RX_FIFO_LVL(status, sdd) < xfer->len && --val);
646
647 if (!val)
648 return -EIO;
649
650 /* If it was only Tx */
651 if (!xfer->rx_buf) {
652 sdd->state &= ~TXBUSY;
653 return 0;
654 }
655
656 /*
657 * If the receive length is bigger than the controller fifo
658 * size, calculate the loops and read the fifo as many times.
659 * loops = length / max fifo size (calculated by using the
660 * fifo mask).
661 * For any size less than the fifo size the below code is
662 * executed atleast once.
663 */
664 loops = xfer->len / sdd->fifo_depth;
665 buf = xfer->rx_buf;
666 do {
667 /* wait for data to be received in the fifo */
668 cpy_len = s3c64xx_spi_wait_for_timeout(sdd,
669 (loops ? ms : 0));
670
671 switch (sdd->cur_bpw) {
672 case 32:
673 ioread32_rep(regs + S3C64XX_SPI_RX_DATA,
674 buf, cpy_len / 4);
675 break;
676 case 16:
677 ioread16_rep(regs + S3C64XX_SPI_RX_DATA,
678 buf, cpy_len / 2);
679 break;
680 default:
681 ioread8_rep(regs + S3C64XX_SPI_RX_DATA,
682 buf, cpy_len);
683 break;
684 }
685
686 buf = buf + cpy_len;
687 } while (loops--);
688 sdd->state &= ~RXBUSY;
689
690 return 0;
691}
692
693static int s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd)
694{
695 void __iomem *regs = sdd->regs;
696 int ret;
697 u32 val;
698 int div = sdd->port_conf->clk_div;
699
700 /* Disable Clock */
701 if (!sdd->port_conf->clk_from_cmu) {
702 val = readl(regs + S3C64XX_SPI_CLK_CFG);
703 val &= ~S3C64XX_SPI_ENCLK_ENABLE;
704 writel(val, regs + S3C64XX_SPI_CLK_CFG);
705 }
706
707 /* Set Polarity and Phase */
708 val = readl(regs + S3C64XX_SPI_CH_CFG);
709 val &= ~(S3C64XX_SPI_CH_SLAVE |
710 S3C64XX_SPI_CPOL_L |
711 S3C64XX_SPI_CPHA_B);
712
713 if (sdd->cur_mode & SPI_CPOL)
714 val |= S3C64XX_SPI_CPOL_L;
715
716 if (sdd->cur_mode & SPI_CPHA)
717 val |= S3C64XX_SPI_CPHA_B;
718
719 writel(val, regs + S3C64XX_SPI_CH_CFG);
720
721 /* Set Channel & DMA Mode */
722 val = readl(regs + S3C64XX_SPI_MODE_CFG);
723 val &= ~(S3C64XX_SPI_MODE_BUS_TSZ_MASK
724 | S3C64XX_SPI_MODE_CH_TSZ_MASK);
725
726 switch (sdd->cur_bpw) {
727 case 32:
728 val |= S3C64XX_SPI_MODE_BUS_TSZ_WORD;
729 val |= S3C64XX_SPI_MODE_CH_TSZ_WORD;
730 break;
731 case 16:
732 val |= S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD;
733 val |= S3C64XX_SPI_MODE_CH_TSZ_HALFWORD;
734 break;
735 default:
736 val |= S3C64XX_SPI_MODE_BUS_TSZ_BYTE;
737 val |= S3C64XX_SPI_MODE_CH_TSZ_BYTE;
738 break;
739 }
740
741 if ((sdd->cur_mode & SPI_LOOP) && sdd->port_conf->has_loopback)
742 val |= S3C64XX_SPI_MODE_SELF_LOOPBACK;
743 else
744 val &= ~S3C64XX_SPI_MODE_SELF_LOOPBACK;
745
746 writel(val, regs + S3C64XX_SPI_MODE_CFG);
747
748 if (sdd->port_conf->clk_from_cmu) {
749 ret = clk_set_rate(sdd->src_clk, sdd->cur_speed * div);
750 if (ret)
751 return ret;
752 sdd->cur_speed = clk_get_rate(sdd->src_clk) / div;
753 } else {
754 /* Configure Clock */
755 val = readl(regs + S3C64XX_SPI_CLK_CFG);
756 val &= ~S3C64XX_SPI_PSR_MASK;
757 val |= ((clk_get_rate(sdd->src_clk) / sdd->cur_speed / div - 1)
758 & S3C64XX_SPI_PSR_MASK);
759 writel(val, regs + S3C64XX_SPI_CLK_CFG);
760
761 /* Enable Clock */
762 val = readl(regs + S3C64XX_SPI_CLK_CFG);
763 val |= S3C64XX_SPI_ENCLK_ENABLE;
764 writel(val, regs + S3C64XX_SPI_CLK_CFG);
765 }
766
767 return 0;
768}
769
770#define XFER_DMAADDR_INVALID DMA_BIT_MASK(32)
771
772static int s3c64xx_spi_prepare_message(struct spi_controller *host,
773 struct spi_message *msg)
774{
775 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
776 struct spi_device *spi = msg->spi;
777 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
778
779 /* Configure feedback delay */
780 if (!cs)
781 /* No delay if not defined */
782 writel(0, sdd->regs + S3C64XX_SPI_FB_CLK);
783 else
784 writel(cs->fb_delay & 0x3, sdd->regs + S3C64XX_SPI_FB_CLK);
785
786 return 0;
787}
788
789static size_t s3c64xx_spi_max_transfer_size(struct spi_device *spi)
790{
791 struct spi_controller *ctlr = spi->controller;
792
793 return ctlr->can_dma ? S3C64XX_SPI_PACKET_CNT_MASK : SIZE_MAX;
794}
795
796static int s3c64xx_spi_transfer_one(struct spi_controller *host,
797 struct spi_device *spi,
798 struct spi_transfer *xfer)
799{
800 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
801 const unsigned int fifo_len = sdd->fifo_depth;
802 const void *tx_buf = NULL;
803 void *rx_buf = NULL;
804 int target_len = 0, origin_len = 0;
805 int use_dma = 0;
806 bool use_irq = false;
807 int status;
808 u32 speed;
809 u8 bpw;
810 unsigned long flags;
811 u32 rdy_lv;
812 u32 val;
813
814 reinit_completion(&sdd->xfer_completion);
815
816 /* Only BPW and Speed may change across transfers */
817 bpw = xfer->bits_per_word;
818 speed = xfer->speed_hz;
819
820 if (bpw != sdd->cur_bpw || speed != sdd->cur_speed) {
821 sdd->cur_bpw = bpw;
822 sdd->cur_speed = speed;
823 sdd->cur_mode = spi->mode;
824 status = s3c64xx_spi_config(sdd);
825 if (status)
826 return status;
827 }
828
829 if (!is_polling(sdd) && xfer->len >= fifo_len &&
830 sdd->rx_dma.ch && sdd->tx_dma.ch) {
831 use_dma = 1;
832 } else if (xfer->len >= fifo_len) {
833 tx_buf = xfer->tx_buf;
834 rx_buf = xfer->rx_buf;
835 origin_len = xfer->len;
836 target_len = xfer->len;
837 xfer->len = fifo_len - 1;
838 }
839
840 do {
841 /* transfer size is greater than 32, change to IRQ mode */
842 if (!use_dma && xfer->len > S3C64XX_SPI_POLLING_SIZE)
843 use_irq = true;
844
845 if (use_irq) {
846 reinit_completion(&sdd->xfer_completion);
847
848 rdy_lv = xfer->len;
849 /* Setup RDY_FIFO trigger Level
850 * RDY_LVL =
851 * fifo_lvl up to 64 byte -> N bytes
852 * 128 byte -> RDY_LVL * 2 bytes
853 * 256 byte -> RDY_LVL * 4 bytes
854 */
855 if (fifo_len == 128)
856 rdy_lv /= 2;
857 else if (fifo_len == 256)
858 rdy_lv /= 4;
859
860 val = readl(sdd->regs + S3C64XX_SPI_MODE_CFG);
861 val &= ~S3C64XX_SPI_MODE_RX_RDY_LVL;
862 val |= (rdy_lv << S3C64XX_SPI_MODE_RX_RDY_LVL_SHIFT);
863 writel(val, sdd->regs + S3C64XX_SPI_MODE_CFG);
864
865 /* Enable FIFO_RDY_EN IRQ */
866 val = readl(sdd->regs + S3C64XX_SPI_INT_EN);
867 writel((val | S3C64XX_SPI_INT_RX_FIFORDY_EN),
868 sdd->regs + S3C64XX_SPI_INT_EN);
869
870 }
871
872 spin_lock_irqsave(&sdd->lock, flags);
873
874 /* Pending only which is to be done */
875 sdd->state &= ~RXBUSY;
876 sdd->state &= ~TXBUSY;
877
878 /* Start the signals */
879 s3c64xx_spi_set_cs(spi, true);
880
881 status = s3c64xx_enable_datapath(sdd, xfer, use_dma);
882
883 spin_unlock_irqrestore(&sdd->lock, flags);
884
885 if (status) {
886 dev_err(&spi->dev, "failed to enable data path for transfer: %d\n", status);
887 break;
888 }
889
890 if (use_dma)
891 status = s3c64xx_wait_for_dma(sdd, xfer);
892 else
893 status = s3c64xx_wait_for_pio(sdd, xfer, use_irq);
894
895 if (status) {
896 dev_err(&spi->dev,
897 "I/O Error: rx-%d tx-%d rx-%c tx-%c len-%d dma-%d res-(%d)\n",
898 xfer->rx_buf ? 1 : 0, xfer->tx_buf ? 1 : 0,
899 (sdd->state & RXBUSY) ? 'f' : 'p',
900 (sdd->state & TXBUSY) ? 'f' : 'p',
901 xfer->len, use_dma ? 1 : 0, status);
902
903 if (use_dma) {
904 struct dma_tx_state s;
905
906 if (xfer->tx_buf && (sdd->state & TXBUSY)) {
907 dmaengine_pause(sdd->tx_dma.ch);
908 dmaengine_tx_status(sdd->tx_dma.ch, sdd->tx_dma.cookie, &s);
909 dmaengine_terminate_all(sdd->tx_dma.ch);
910 dev_err(&spi->dev, "TX residue: %d\n", s.residue);
911
912 }
913 if (xfer->rx_buf && (sdd->state & RXBUSY)) {
914 dmaengine_pause(sdd->rx_dma.ch);
915 dmaengine_tx_status(sdd->rx_dma.ch, sdd->rx_dma.cookie, &s);
916 dmaengine_terminate_all(sdd->rx_dma.ch);
917 dev_err(&spi->dev, "RX residue: %d\n", s.residue);
918 }
919 }
920 } else {
921 s3c64xx_flush_fifo(sdd);
922 }
923 if (target_len > 0) {
924 target_len -= xfer->len;
925
926 if (xfer->tx_buf)
927 xfer->tx_buf += xfer->len;
928
929 if (xfer->rx_buf)
930 xfer->rx_buf += xfer->len;
931
932 if (target_len >= fifo_len)
933 xfer->len = fifo_len - 1;
934 else
935 xfer->len = target_len;
936 }
937 } while (target_len > 0);
938
939 if (origin_len) {
940 /* Restore original xfer buffers and length */
941 xfer->tx_buf = tx_buf;
942 xfer->rx_buf = rx_buf;
943 xfer->len = origin_len;
944 }
945
946 return status;
947}
948
949static struct s3c64xx_spi_csinfo *s3c64xx_get_target_ctrldata(
950 struct spi_device *spi)
951{
952 struct s3c64xx_spi_csinfo *cs;
953 struct device_node *target_np;
954 u32 fb_delay = 0;
955
956 target_np = spi->dev.of_node;
957 if (!target_np) {
958 dev_err(&spi->dev, "device node not found\n");
959 return ERR_PTR(-EINVAL);
960 }
961
962 cs = kzalloc(sizeof(*cs), GFP_KERNEL);
963 if (!cs)
964 return ERR_PTR(-ENOMEM);
965
966 struct device_node *data_np __free(device_node) =
967 of_get_child_by_name(target_np, "controller-data");
968 if (!data_np) {
969 dev_info(&spi->dev, "feedback delay set to default (0)\n");
970 return cs;
971 }
972
973 of_property_read_u32(data_np, "samsung,spi-feedback-delay", &fb_delay);
974 cs->fb_delay = fb_delay;
975 return cs;
976}
977
978/*
979 * Here we only check the validity of requested configuration
980 * and save the configuration in a local data-structure.
981 * The controller is actually configured only just before we
982 * get a message to transfer.
983 */
984static int s3c64xx_spi_setup(struct spi_device *spi)
985{
986 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
987 struct s3c64xx_spi_driver_data *sdd;
988 int err;
989 int div;
990
991 sdd = spi_controller_get_devdata(spi->controller);
992 if (spi->dev.of_node) {
993 cs = s3c64xx_get_target_ctrldata(spi);
994 spi->controller_data = cs;
995 }
996
997 /* NULL is fine, we just avoid using the FB delay (=0) */
998 if (IS_ERR(cs)) {
999 dev_err(&spi->dev, "No CS for SPI(%d)\n", spi_get_chipselect(spi, 0));
1000 return -ENODEV;
1001 }
1002
1003 if (!spi_get_ctldata(spi))
1004 spi_set_ctldata(spi, cs);
1005
1006 pm_runtime_get_sync(&sdd->pdev->dev);
1007
1008 div = sdd->port_conf->clk_div;
1009
1010 /* Check if we can provide the requested rate */
1011 if (!sdd->port_conf->clk_from_cmu) {
1012 u32 psr, speed;
1013
1014 /* Max possible */
1015 speed = clk_get_rate(sdd->src_clk) / div / (0 + 1);
1016
1017 if (spi->max_speed_hz > speed)
1018 spi->max_speed_hz = speed;
1019
1020 psr = clk_get_rate(sdd->src_clk) / div / spi->max_speed_hz - 1;
1021 psr &= S3C64XX_SPI_PSR_MASK;
1022 if (psr == S3C64XX_SPI_PSR_MASK)
1023 psr--;
1024
1025 speed = clk_get_rate(sdd->src_clk) / div / (psr + 1);
1026 if (spi->max_speed_hz < speed) {
1027 if (psr+1 < S3C64XX_SPI_PSR_MASK) {
1028 psr++;
1029 } else {
1030 err = -EINVAL;
1031 goto setup_exit;
1032 }
1033 }
1034
1035 speed = clk_get_rate(sdd->src_clk) / div / (psr + 1);
1036 if (spi->max_speed_hz >= speed) {
1037 spi->max_speed_hz = speed;
1038 } else {
1039 dev_err(&spi->dev, "Can't set %dHz transfer speed\n",
1040 spi->max_speed_hz);
1041 err = -EINVAL;
1042 goto setup_exit;
1043 }
1044 }
1045
1046 pm_runtime_mark_last_busy(&sdd->pdev->dev);
1047 pm_runtime_put_autosuspend(&sdd->pdev->dev);
1048 s3c64xx_spi_set_cs(spi, false);
1049
1050 return 0;
1051
1052setup_exit:
1053 pm_runtime_mark_last_busy(&sdd->pdev->dev);
1054 pm_runtime_put_autosuspend(&sdd->pdev->dev);
1055 /* setup() returns with device de-selected */
1056 s3c64xx_spi_set_cs(spi, false);
1057
1058 spi_set_ctldata(spi, NULL);
1059
1060 /* This was dynamically allocated on the DT path */
1061 if (spi->dev.of_node)
1062 kfree(cs);
1063
1064 return err;
1065}
1066
1067static void s3c64xx_spi_cleanup(struct spi_device *spi)
1068{
1069 struct s3c64xx_spi_csinfo *cs = spi_get_ctldata(spi);
1070
1071 /* This was dynamically allocated on the DT path */
1072 if (spi->dev.of_node)
1073 kfree(cs);
1074
1075 spi_set_ctldata(spi, NULL);
1076}
1077
1078static irqreturn_t s3c64xx_spi_irq(int irq, void *data)
1079{
1080 struct s3c64xx_spi_driver_data *sdd = data;
1081 struct spi_controller *spi = sdd->host;
1082 unsigned int val, clr = 0;
1083
1084 val = readl(sdd->regs + S3C64XX_SPI_STATUS);
1085
1086 if (val & S3C64XX_SPI_ST_RX_OVERRUN_ERR) {
1087 clr = S3C64XX_SPI_PND_RX_OVERRUN_CLR;
1088 dev_err(&spi->dev, "RX overrun\n");
1089 }
1090 if (val & S3C64XX_SPI_ST_RX_UNDERRUN_ERR) {
1091 clr |= S3C64XX_SPI_PND_RX_UNDERRUN_CLR;
1092 dev_err(&spi->dev, "RX underrun\n");
1093 }
1094 if (val & S3C64XX_SPI_ST_TX_OVERRUN_ERR) {
1095 clr |= S3C64XX_SPI_PND_TX_OVERRUN_CLR;
1096 dev_err(&spi->dev, "TX overrun\n");
1097 }
1098 if (val & S3C64XX_SPI_ST_TX_UNDERRUN_ERR) {
1099 clr |= S3C64XX_SPI_PND_TX_UNDERRUN_CLR;
1100 dev_err(&spi->dev, "TX underrun\n");
1101 }
1102
1103 if (val & S3C64XX_SPI_ST_RX_FIFORDY) {
1104 complete(&sdd->xfer_completion);
1105 /* No pending clear irq, turn-off INT_EN_RX_FIFO_RDY */
1106 val = readl(sdd->regs + S3C64XX_SPI_INT_EN);
1107 writel((val & ~S3C64XX_SPI_INT_RX_FIFORDY_EN),
1108 sdd->regs + S3C64XX_SPI_INT_EN);
1109 }
1110
1111 /* Clear the pending irq by setting and then clearing it */
1112 writel(clr, sdd->regs + S3C64XX_SPI_PENDING_CLR);
1113 writel(0, sdd->regs + S3C64XX_SPI_PENDING_CLR);
1114
1115 return IRQ_HANDLED;
1116}
1117
1118static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd)
1119{
1120 struct s3c64xx_spi_info *sci = sdd->cntrlr_info;
1121 void __iomem *regs = sdd->regs;
1122 unsigned int val;
1123
1124 sdd->cur_speed = 0;
1125
1126 if (sci->no_cs)
1127 writel(0, sdd->regs + S3C64XX_SPI_CS_REG);
1128 else if (!(sdd->port_conf->quirks & S3C64XX_SPI_QUIRK_CS_AUTO))
1129 writel(S3C64XX_SPI_CS_SIG_INACT, sdd->regs + S3C64XX_SPI_CS_REG);
1130
1131 /* Disable Interrupts - we use Polling if not DMA mode */
1132 writel(0, regs + S3C64XX_SPI_INT_EN);
1133
1134 if (!sdd->port_conf->clk_from_cmu)
1135 writel(sci->src_clk_nr << S3C64XX_SPI_CLKSEL_SRCSHFT,
1136 regs + S3C64XX_SPI_CLK_CFG);
1137 writel(0, regs + S3C64XX_SPI_MODE_CFG);
1138 writel(0, regs + S3C64XX_SPI_PACKET_CNT);
1139
1140 /* Clear any irq pending bits, should set and clear the bits */
1141 val = S3C64XX_SPI_PND_RX_OVERRUN_CLR |
1142 S3C64XX_SPI_PND_RX_UNDERRUN_CLR |
1143 S3C64XX_SPI_PND_TX_OVERRUN_CLR |
1144 S3C64XX_SPI_PND_TX_UNDERRUN_CLR;
1145 writel(val, regs + S3C64XX_SPI_PENDING_CLR);
1146 writel(0, regs + S3C64XX_SPI_PENDING_CLR);
1147
1148 writel(0, regs + S3C64XX_SPI_SWAP_CFG);
1149
1150 val = readl(regs + S3C64XX_SPI_MODE_CFG);
1151 val &= ~S3C64XX_SPI_MODE_4BURST;
1152 val |= (S3C64XX_SPI_MAX_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF);
1153 writel(val, regs + S3C64XX_SPI_MODE_CFG);
1154
1155 s3c64xx_flush_fifo(sdd);
1156}
1157
1158#ifdef CONFIG_OF
1159static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev)
1160{
1161 struct s3c64xx_spi_info *sci;
1162 u32 temp;
1163
1164 sci = devm_kzalloc(dev, sizeof(*sci), GFP_KERNEL);
1165 if (!sci)
1166 return ERR_PTR(-ENOMEM);
1167
1168 if (of_property_read_u32(dev->of_node, "samsung,spi-src-clk", &temp)) {
1169 dev_dbg(dev, "spi bus clock parent not specified, using clock at index 0 as parent\n");
1170 sci->src_clk_nr = 0;
1171 } else {
1172 sci->src_clk_nr = temp;
1173 }
1174
1175 if (of_property_read_u32(dev->of_node, "num-cs", &temp)) {
1176 dev_dbg(dev, "number of chip select lines not specified, assuming 1 chip select line\n");
1177 sci->num_cs = 1;
1178 } else {
1179 sci->num_cs = temp;
1180 }
1181
1182 sci->no_cs = of_property_read_bool(dev->of_node, "no-cs-readback");
1183 sci->polling = !of_property_present(dev->of_node, "dmas");
1184
1185 return sci;
1186}
1187#else
1188static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev)
1189{
1190 return dev_get_platdata(dev);
1191}
1192#endif
1193
1194static inline const struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config(
1195 struct platform_device *pdev)
1196{
1197#ifdef CONFIG_OF
1198 if (pdev->dev.of_node)
1199 return of_device_get_match_data(&pdev->dev);
1200#endif
1201 return (const struct s3c64xx_spi_port_config *)platform_get_device_id(pdev)->driver_data;
1202}
1203
1204static int s3c64xx_spi_set_port_id(struct platform_device *pdev,
1205 struct s3c64xx_spi_driver_data *sdd)
1206{
1207 const struct s3c64xx_spi_port_config *port_conf = sdd->port_conf;
1208 int ret;
1209
1210 if (port_conf->rx_fifomask && port_conf->tx_fifomask)
1211 return 0;
1212
1213 if (pdev->dev.of_node) {
1214 ret = of_alias_get_id(pdev->dev.of_node, "spi");
1215 if (ret < 0)
1216 return dev_err_probe(&pdev->dev, ret,
1217 "Failed to get alias id\n");
1218 sdd->port_id = ret;
1219 } else {
1220 if (pdev->id < 0)
1221 return dev_err_probe(&pdev->dev, -EINVAL,
1222 "Negative platform ID is not allowed\n");
1223 sdd->port_id = pdev->id;
1224 }
1225
1226 return 0;
1227}
1228
1229static void s3c64xx_spi_set_fifomask(struct s3c64xx_spi_driver_data *sdd)
1230{
1231 const struct s3c64xx_spi_port_config *port_conf = sdd->port_conf;
1232
1233 if (port_conf->rx_fifomask)
1234 sdd->rx_fifomask = port_conf->rx_fifomask;
1235 else
1236 sdd->rx_fifomask = FIFO_LVL_MASK(sdd) <<
1237 port_conf->rx_lvl_offset;
1238
1239 if (port_conf->tx_fifomask)
1240 sdd->tx_fifomask = port_conf->tx_fifomask;
1241 else
1242 sdd->tx_fifomask = FIFO_LVL_MASK(sdd) <<
1243 S3C64XX_SPI_ST_TX_FIFO_LVL_SHIFT;
1244}
1245
1246static int s3c64xx_spi_probe(struct platform_device *pdev)
1247{
1248 struct resource *mem_res;
1249 struct s3c64xx_spi_driver_data *sdd;
1250 struct s3c64xx_spi_info *sci = dev_get_platdata(&pdev->dev);
1251 struct spi_controller *host;
1252 int ret, irq;
1253 char clk_name[16];
1254
1255 if (!sci && pdev->dev.of_node) {
1256 sci = s3c64xx_spi_parse_dt(&pdev->dev);
1257 if (IS_ERR(sci))
1258 return PTR_ERR(sci);
1259 }
1260
1261 if (!sci)
1262 return dev_err_probe(&pdev->dev, -ENODEV,
1263 "Platform_data missing!\n");
1264
1265 irq = platform_get_irq(pdev, 0);
1266 if (irq < 0)
1267 return irq;
1268
1269 host = devm_spi_alloc_host(&pdev->dev, sizeof(*sdd));
1270 if (!host)
1271 return dev_err_probe(&pdev->dev, -ENOMEM,
1272 "Unable to allocate SPI Host\n");
1273
1274 platform_set_drvdata(pdev, host);
1275
1276 sdd = spi_controller_get_devdata(host);
1277 sdd->port_conf = s3c64xx_spi_get_port_config(pdev);
1278 sdd->host = host;
1279 sdd->cntrlr_info = sci;
1280 sdd->pdev = pdev;
1281
1282 ret = s3c64xx_spi_set_port_id(pdev, sdd);
1283 if (ret)
1284 return ret;
1285
1286 if (sdd->port_conf->fifo_depth)
1287 sdd->fifo_depth = sdd->port_conf->fifo_depth;
1288 else if (of_property_read_u32(pdev->dev.of_node, "fifo-depth",
1289 &sdd->fifo_depth))
1290 sdd->fifo_depth = FIFO_DEPTH(sdd);
1291
1292 s3c64xx_spi_set_fifomask(sdd);
1293
1294 sdd->cur_bpw = 8;
1295
1296 sdd->tx_dma.direction = DMA_MEM_TO_DEV;
1297 sdd->rx_dma.direction = DMA_DEV_TO_MEM;
1298
1299 host->dev.of_node = pdev->dev.of_node;
1300 host->bus_num = -1;
1301 host->setup = s3c64xx_spi_setup;
1302 host->cleanup = s3c64xx_spi_cleanup;
1303 host->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer;
1304 host->unprepare_transfer_hardware = s3c64xx_spi_unprepare_transfer;
1305 host->prepare_message = s3c64xx_spi_prepare_message;
1306 host->transfer_one = s3c64xx_spi_transfer_one;
1307 host->max_transfer_size = s3c64xx_spi_max_transfer_size;
1308 host->num_chipselect = sci->num_cs;
1309 host->use_gpio_descriptors = true;
1310 host->dma_alignment = 8;
1311 host->bits_per_word_mask = SPI_BPW_MASK(32) | SPI_BPW_MASK(16) |
1312 SPI_BPW_MASK(8);
1313 /* the spi->mode bits understood by this driver: */
1314 host->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH;
1315 if (sdd->port_conf->has_loopback)
1316 host->mode_bits |= SPI_LOOP;
1317 host->auto_runtime_pm = true;
1318 if (!is_polling(sdd))
1319 host->can_dma = s3c64xx_spi_can_dma;
1320
1321 sdd->regs = devm_platform_get_and_ioremap_resource(pdev, 0, &mem_res);
1322 if (IS_ERR(sdd->regs))
1323 return PTR_ERR(sdd->regs);
1324 sdd->sfr_start = mem_res->start;
1325
1326 if (sci->cfg_gpio && sci->cfg_gpio())
1327 return dev_err_probe(&pdev->dev, -EBUSY,
1328 "Unable to config gpio\n");
1329
1330 /* Setup clocks */
1331 sdd->clk = devm_clk_get_enabled(&pdev->dev, "spi");
1332 if (IS_ERR(sdd->clk))
1333 return dev_err_probe(&pdev->dev, PTR_ERR(sdd->clk),
1334 "Unable to acquire clock 'spi'\n");
1335
1336 sprintf(clk_name, "spi_busclk%d", sci->src_clk_nr);
1337 sdd->src_clk = devm_clk_get_enabled(&pdev->dev, clk_name);
1338 if (IS_ERR(sdd->src_clk))
1339 return dev_err_probe(&pdev->dev, PTR_ERR(sdd->src_clk),
1340 "Unable to acquire clock '%s'\n",
1341 clk_name);
1342
1343 if (sdd->port_conf->clk_ioclk) {
1344 sdd->ioclk = devm_clk_get_enabled(&pdev->dev, "spi_ioclk");
1345 if (IS_ERR(sdd->ioclk))
1346 return dev_err_probe(&pdev->dev, PTR_ERR(sdd->ioclk),
1347 "Unable to acquire 'ioclk'\n");
1348 }
1349
1350 pm_runtime_set_autosuspend_delay(&pdev->dev, AUTOSUSPEND_TIMEOUT);
1351 pm_runtime_use_autosuspend(&pdev->dev);
1352 pm_runtime_set_active(&pdev->dev);
1353 pm_runtime_enable(&pdev->dev);
1354 pm_runtime_get_sync(&pdev->dev);
1355
1356 /* Setup Default Mode */
1357 s3c64xx_spi_hwinit(sdd);
1358
1359 spin_lock_init(&sdd->lock);
1360 init_completion(&sdd->xfer_completion);
1361
1362 ret = devm_request_irq(&pdev->dev, irq, s3c64xx_spi_irq, 0,
1363 "spi-s3c64xx", sdd);
1364 if (ret != 0) {
1365 dev_err(&pdev->dev, "Failed to request IRQ %d: %d\n",
1366 irq, ret);
1367 goto err_pm_put;
1368 }
1369
1370 writel(S3C64XX_SPI_INT_RX_OVERRUN_EN | S3C64XX_SPI_INT_RX_UNDERRUN_EN |
1371 S3C64XX_SPI_INT_TX_OVERRUN_EN | S3C64XX_SPI_INT_TX_UNDERRUN_EN,
1372 sdd->regs + S3C64XX_SPI_INT_EN);
1373
1374 ret = devm_spi_register_controller(&pdev->dev, host);
1375 if (ret != 0) {
1376 dev_err(&pdev->dev, "cannot register SPI host: %d\n", ret);
1377 goto err_pm_put;
1378 }
1379
1380 dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d with %d Targets attached\n",
1381 host->bus_num, host->num_chipselect);
1382 dev_dbg(&pdev->dev, "\tIOmem=[%pR]\tFIFO %dbytes\n",
1383 mem_res, sdd->fifo_depth);
1384
1385 pm_runtime_mark_last_busy(&pdev->dev);
1386 pm_runtime_put_autosuspend(&pdev->dev);
1387
1388 return 0;
1389
1390err_pm_put:
1391 pm_runtime_put_noidle(&pdev->dev);
1392 pm_runtime_disable(&pdev->dev);
1393 pm_runtime_set_suspended(&pdev->dev);
1394
1395 return ret;
1396}
1397
1398static void s3c64xx_spi_remove(struct platform_device *pdev)
1399{
1400 struct spi_controller *host = platform_get_drvdata(pdev);
1401 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
1402
1403 pm_runtime_get_sync(&pdev->dev);
1404
1405 writel(0, sdd->regs + S3C64XX_SPI_INT_EN);
1406
1407 if (!is_polling(sdd)) {
1408 dma_release_channel(sdd->rx_dma.ch);
1409 dma_release_channel(sdd->tx_dma.ch);
1410 }
1411
1412 pm_runtime_put_noidle(&pdev->dev);
1413 pm_runtime_disable(&pdev->dev);
1414 pm_runtime_set_suspended(&pdev->dev);
1415}
1416
1417#ifdef CONFIG_PM_SLEEP
1418static int s3c64xx_spi_suspend(struct device *dev)
1419{
1420 struct spi_controller *host = dev_get_drvdata(dev);
1421 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
1422 int ret;
1423
1424 ret = spi_controller_suspend(host);
1425 if (ret)
1426 return ret;
1427
1428 ret = pm_runtime_force_suspend(dev);
1429 if (ret < 0)
1430 return ret;
1431
1432 sdd->cur_speed = 0; /* Output Clock is stopped */
1433
1434 return 0;
1435}
1436
1437static int s3c64xx_spi_resume(struct device *dev)
1438{
1439 struct spi_controller *host = dev_get_drvdata(dev);
1440 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
1441 struct s3c64xx_spi_info *sci = sdd->cntrlr_info;
1442 int ret;
1443
1444 if (sci->cfg_gpio)
1445 sci->cfg_gpio();
1446
1447 ret = pm_runtime_force_resume(dev);
1448 if (ret < 0)
1449 return ret;
1450
1451 return spi_controller_resume(host);
1452}
1453#endif /* CONFIG_PM_SLEEP */
1454
1455#ifdef CONFIG_PM
1456static int s3c64xx_spi_runtime_suspend(struct device *dev)
1457{
1458 struct spi_controller *host = dev_get_drvdata(dev);
1459 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
1460
1461 clk_disable_unprepare(sdd->clk);
1462 clk_disable_unprepare(sdd->src_clk);
1463 clk_disable_unprepare(sdd->ioclk);
1464
1465 return 0;
1466}
1467
1468static int s3c64xx_spi_runtime_resume(struct device *dev)
1469{
1470 struct spi_controller *host = dev_get_drvdata(dev);
1471 struct s3c64xx_spi_driver_data *sdd = spi_controller_get_devdata(host);
1472 int ret;
1473
1474 if (sdd->port_conf->clk_ioclk) {
1475 ret = clk_prepare_enable(sdd->ioclk);
1476 if (ret != 0)
1477 return ret;
1478 }
1479
1480 ret = clk_prepare_enable(sdd->src_clk);
1481 if (ret != 0)
1482 goto err_disable_ioclk;
1483
1484 ret = clk_prepare_enable(sdd->clk);
1485 if (ret != 0)
1486 goto err_disable_src_clk;
1487
1488 s3c64xx_spi_hwinit(sdd);
1489
1490 writel(S3C64XX_SPI_INT_RX_OVERRUN_EN | S3C64XX_SPI_INT_RX_UNDERRUN_EN |
1491 S3C64XX_SPI_INT_TX_OVERRUN_EN | S3C64XX_SPI_INT_TX_UNDERRUN_EN,
1492 sdd->regs + S3C64XX_SPI_INT_EN);
1493
1494 return 0;
1495
1496err_disable_src_clk:
1497 clk_disable_unprepare(sdd->src_clk);
1498err_disable_ioclk:
1499 clk_disable_unprepare(sdd->ioclk);
1500
1501 return ret;
1502}
1503#endif /* CONFIG_PM */
1504
1505static const struct dev_pm_ops s3c64xx_spi_pm = {
1506 SET_SYSTEM_SLEEP_PM_OPS(s3c64xx_spi_suspend, s3c64xx_spi_resume)
1507 SET_RUNTIME_PM_OPS(s3c64xx_spi_runtime_suspend,
1508 s3c64xx_spi_runtime_resume, NULL)
1509};
1510
1511static const struct s3c64xx_spi_port_config s3c2443_spi_port_config = {
1512 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1513 .fifo_lvl_mask = { 0x7f },
1514 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1515 .rx_lvl_offset = 13,
1516 .tx_st_done = 21,
1517 .clk_div = 2,
1518 .high_speed = true,
1519};
1520
1521static const struct s3c64xx_spi_port_config s3c6410_spi_port_config = {
1522 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1523 .fifo_lvl_mask = { 0x7f, 0x7F },
1524 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1525 .rx_lvl_offset = 13,
1526 .tx_st_done = 21,
1527 .clk_div = 2,
1528};
1529
1530static const struct s3c64xx_spi_port_config s5pv210_spi_port_config = {
1531 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1532 .fifo_lvl_mask = { 0x1ff, 0x7F },
1533 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1534 .rx_lvl_offset = 15,
1535 .tx_st_done = 25,
1536 .clk_div = 2,
1537 .high_speed = true,
1538};
1539
1540static const struct s3c64xx_spi_port_config exynos4_spi_port_config = {
1541 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1542 .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F },
1543 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1544 .rx_lvl_offset = 15,
1545 .tx_st_done = 25,
1546 .clk_div = 2,
1547 .high_speed = true,
1548 .clk_from_cmu = true,
1549 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1550};
1551
1552static const struct s3c64xx_spi_port_config exynos7_spi_port_config = {
1553 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1554 .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F, 0x7F, 0x7F, 0x1ff},
1555 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1556 .rx_lvl_offset = 15,
1557 .tx_st_done = 25,
1558 .clk_div = 2,
1559 .high_speed = true,
1560 .clk_from_cmu = true,
1561 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1562};
1563
1564static const struct s3c64xx_spi_port_config exynos5433_spi_port_config = {
1565 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1566 .fifo_lvl_mask = { 0x1ff, 0x7f, 0x7f, 0x7f, 0x7f, 0x1ff},
1567 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1568 .rx_lvl_offset = 15,
1569 .tx_st_done = 25,
1570 .clk_div = 2,
1571 .high_speed = true,
1572 .clk_from_cmu = true,
1573 .clk_ioclk = true,
1574 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1575};
1576
1577static const struct s3c64xx_spi_port_config exynos850_spi_port_config = {
1578 .fifo_depth = 64,
1579 .rx_fifomask = S3C64XX_SPI_ST_RX_FIFO_RDY_V2,
1580 .tx_fifomask = S3C64XX_SPI_ST_TX_FIFO_RDY_V2,
1581 .tx_st_done = 25,
1582 .clk_div = 4,
1583 .high_speed = true,
1584 .clk_from_cmu = true,
1585 .has_loopback = true,
1586 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1587};
1588
1589static const struct s3c64xx_spi_port_config exynosautov9_spi_port_config = {
1590 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1591 .fifo_lvl_mask = { 0x1ff, 0x1ff, 0x7f, 0x7f, 0x7f, 0x7f, 0x1ff, 0x7f,
1592 0x7f, 0x7f, 0x7f, 0x7f},
1593 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1594 .rx_lvl_offset = 15,
1595 .tx_st_done = 25,
1596 .clk_div = 4,
1597 .high_speed = true,
1598 .clk_from_cmu = true,
1599 .clk_ioclk = true,
1600 .has_loopback = true,
1601 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1602};
1603
1604static const struct s3c64xx_spi_port_config fsd_spi_port_config = {
1605 /* fifo_lvl_mask is deprecated. Use {rx, tx}_fifomask instead. */
1606 .fifo_lvl_mask = { 0x7f, 0x7f, 0x7f, 0x7f, 0x7f},
1607 /* rx_lvl_offset is deprecated. Use {rx, tx}_fifomask instead. */
1608 .rx_lvl_offset = 15,
1609 .tx_st_done = 25,
1610 .clk_div = 2,
1611 .high_speed = true,
1612 .clk_from_cmu = true,
1613 .clk_ioclk = false,
1614 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1615};
1616
1617static const struct s3c64xx_spi_port_config gs101_spi_port_config = {
1618 .fifo_depth = 64,
1619 .rx_fifomask = S3C64XX_SPI_ST_RX_FIFO_RDY_V2,
1620 .tx_fifomask = S3C64XX_SPI_ST_TX_FIFO_RDY_V2,
1621 .tx_st_done = 25,
1622 .clk_div = 4,
1623 .high_speed = true,
1624 .clk_from_cmu = true,
1625 .has_loopback = true,
1626 .use_32bit_io = true,
1627 .quirks = S3C64XX_SPI_QUIRK_CS_AUTO,
1628};
1629
1630static const struct platform_device_id s3c64xx_spi_driver_ids[] = {
1631 {
1632 .name = "s3c2443-spi",
1633 .driver_data = (kernel_ulong_t)&s3c2443_spi_port_config,
1634 }, {
1635 .name = "s3c6410-spi",
1636 .driver_data = (kernel_ulong_t)&s3c6410_spi_port_config,
1637 },
1638 { },
1639};
1640MODULE_DEVICE_TABLE(platform, s3c64xx_spi_driver_ids);
1641
1642static const struct of_device_id s3c64xx_spi_dt_match[] = {
1643 { .compatible = "google,gs101-spi",
1644 .data = &gs101_spi_port_config,
1645 },
1646 { .compatible = "samsung,s3c2443-spi",
1647 .data = &s3c2443_spi_port_config,
1648 },
1649 { .compatible = "samsung,s3c6410-spi",
1650 .data = &s3c6410_spi_port_config,
1651 },
1652 { .compatible = "samsung,s5pv210-spi",
1653 .data = &s5pv210_spi_port_config,
1654 },
1655 { .compatible = "samsung,exynos4210-spi",
1656 .data = &exynos4_spi_port_config,
1657 },
1658 { .compatible = "samsung,exynos7-spi",
1659 .data = &exynos7_spi_port_config,
1660 },
1661 { .compatible = "samsung,exynos5433-spi",
1662 .data = &exynos5433_spi_port_config,
1663 },
1664 { .compatible = "samsung,exynos850-spi",
1665 .data = &exynos850_spi_port_config,
1666 },
1667 { .compatible = "samsung,exynosautov9-spi",
1668 .data = &exynosautov9_spi_port_config,
1669 },
1670 { .compatible = "tesla,fsd-spi",
1671 .data = &fsd_spi_port_config,
1672 },
1673 { },
1674};
1675MODULE_DEVICE_TABLE(of, s3c64xx_spi_dt_match);
1676
1677static struct platform_driver s3c64xx_spi_driver = {
1678 .driver = {
1679 .name = "s3c64xx-spi",
1680 .pm = &s3c64xx_spi_pm,
1681 .of_match_table = of_match_ptr(s3c64xx_spi_dt_match),
1682 },
1683 .probe = s3c64xx_spi_probe,
1684 .remove = s3c64xx_spi_remove,
1685 .id_table = s3c64xx_spi_driver_ids,
1686};
1687MODULE_ALIAS("platform:s3c64xx-spi");
1688
1689module_platform_driver(s3c64xx_spi_driver);
1690
1691MODULE_AUTHOR("Jaswinder Singh <jassi.brar@samsung.com>");
1692MODULE_DESCRIPTION("S3C64XX SPI Controller Driver");
1693MODULE_LICENSE("GPL");