Loading...
1/*
2 * linux/sound/arm/aaci.c - ARM PrimeCell AACI PL041 driver
3 *
4 * Copyright (C) 2003 Deep Blue Solutions Ltd, All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * Documentation: ARM DDI 0173B
11 */
12#include <linux/module.h>
13#include <linux/delay.h>
14#include <linux/init.h>
15#include <linux/ioport.h>
16#include <linux/device.h>
17#include <linux/spinlock.h>
18#include <linux/interrupt.h>
19#include <linux/err.h>
20#include <linux/amba/bus.h>
21#include <linux/io.h>
22
23#include <sound/core.h>
24#include <sound/initval.h>
25#include <sound/ac97_codec.h>
26#include <sound/pcm.h>
27#include <sound/pcm_params.h>
28
29#include "aaci.h"
30
31#define DRIVER_NAME "aaci-pl041"
32
33#define FRAME_PERIOD_US 21
34
35/*
36 * PM support is not complete. Turn it off.
37 */
38#undef CONFIG_PM
39
40static void aaci_ac97_select_codec(struct aaci *aaci, struct snd_ac97 *ac97)
41{
42 u32 v, maincr = aaci->maincr | MAINCR_SCRA(ac97->num);
43
44 /*
45 * Ensure that the slot 1/2 RX registers are empty.
46 */
47 v = readl(aaci->base + AACI_SLFR);
48 if (v & SLFR_2RXV)
49 readl(aaci->base + AACI_SL2RX);
50 if (v & SLFR_1RXV)
51 readl(aaci->base + AACI_SL1RX);
52
53 if (maincr != readl(aaci->base + AACI_MAINCR)) {
54 writel(maincr, aaci->base + AACI_MAINCR);
55 readl(aaci->base + AACI_MAINCR);
56 udelay(1);
57 }
58}
59
60/*
61 * P29:
62 * The recommended use of programming the external codec through slot 1
63 * and slot 2 data is to use the channels during setup routines and the
64 * slot register at any other time. The data written into slot 1, slot 2
65 * and slot 12 registers is transmitted only when their corresponding
66 * SI1TxEn, SI2TxEn and SI12TxEn bits are set in the AACI_MAINCR
67 * register.
68 */
69static void aaci_ac97_write(struct snd_ac97 *ac97, unsigned short reg,
70 unsigned short val)
71{
72 struct aaci *aaci = ac97->private_data;
73 int timeout;
74 u32 v;
75
76 if (ac97->num >= 4)
77 return;
78
79 mutex_lock(&aaci->ac97_sem);
80
81 aaci_ac97_select_codec(aaci, ac97);
82
83 /*
84 * P54: You must ensure that AACI_SL2TX is always written
85 * to, if required, before data is written to AACI_SL1TX.
86 */
87 writel(val << 4, aaci->base + AACI_SL2TX);
88 writel(reg << 12, aaci->base + AACI_SL1TX);
89
90 /* Initially, wait one frame period */
91 udelay(FRAME_PERIOD_US);
92
93 /* And then wait an additional eight frame periods for it to be sent */
94 timeout = FRAME_PERIOD_US * 8;
95 do {
96 udelay(1);
97 v = readl(aaci->base + AACI_SLFR);
98 } while ((v & (SLFR_1TXB|SLFR_2TXB)) && --timeout);
99
100 if (v & (SLFR_1TXB|SLFR_2TXB))
101 dev_err(&aaci->dev->dev,
102 "timeout waiting for write to complete\n");
103
104 mutex_unlock(&aaci->ac97_sem);
105}
106
107/*
108 * Read an AC'97 register.
109 */
110static unsigned short aaci_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
111{
112 struct aaci *aaci = ac97->private_data;
113 int timeout, retries = 10;
114 u32 v;
115
116 if (ac97->num >= 4)
117 return ~0;
118
119 mutex_lock(&aaci->ac97_sem);
120
121 aaci_ac97_select_codec(aaci, ac97);
122
123 /*
124 * Write the register address to slot 1.
125 */
126 writel((reg << 12) | (1 << 19), aaci->base + AACI_SL1TX);
127
128 /* Initially, wait one frame period */
129 udelay(FRAME_PERIOD_US);
130
131 /* And then wait an additional eight frame periods for it to be sent */
132 timeout = FRAME_PERIOD_US * 8;
133 do {
134 udelay(1);
135 v = readl(aaci->base + AACI_SLFR);
136 } while ((v & SLFR_1TXB) && --timeout);
137
138 if (v & SLFR_1TXB) {
139 dev_err(&aaci->dev->dev, "timeout on slot 1 TX busy\n");
140 v = ~0;
141 goto out;
142 }
143
144 /* Now wait for the response frame */
145 udelay(FRAME_PERIOD_US);
146
147 /* And then wait an additional eight frame periods for data */
148 timeout = FRAME_PERIOD_US * 8;
149 do {
150 udelay(1);
151 cond_resched();
152 v = readl(aaci->base + AACI_SLFR) & (SLFR_1RXV|SLFR_2RXV);
153 } while ((v != (SLFR_1RXV|SLFR_2RXV)) && --timeout);
154
155 if (v != (SLFR_1RXV|SLFR_2RXV)) {
156 dev_err(&aaci->dev->dev, "timeout on RX valid\n");
157 v = ~0;
158 goto out;
159 }
160
161 do {
162 v = readl(aaci->base + AACI_SL1RX) >> 12;
163 if (v == reg) {
164 v = readl(aaci->base + AACI_SL2RX) >> 4;
165 break;
166 } else if (--retries) {
167 dev_warn(&aaci->dev->dev,
168 "ac97 read back fail. retry\n");
169 continue;
170 } else {
171 dev_warn(&aaci->dev->dev,
172 "wrong ac97 register read back (%x != %x)\n",
173 v, reg);
174 v = ~0;
175 }
176 } while (retries);
177 out:
178 mutex_unlock(&aaci->ac97_sem);
179 return v;
180}
181
182static inline void
183aaci_chan_wait_ready(struct aaci_runtime *aacirun, unsigned long mask)
184{
185 u32 val;
186 int timeout = 5000;
187
188 do {
189 udelay(1);
190 val = readl(aacirun->base + AACI_SR);
191 } while (val & mask && timeout--);
192}
193
194
195
196/*
197 * Interrupt support.
198 */
199static void aaci_fifo_irq(struct aaci *aaci, int channel, u32 mask)
200{
201 if (mask & ISR_ORINTR) {
202 dev_warn(&aaci->dev->dev, "RX overrun on chan %d\n", channel);
203 writel(ICLR_RXOEC1 << channel, aaci->base + AACI_INTCLR);
204 }
205
206 if (mask & ISR_RXTOINTR) {
207 dev_warn(&aaci->dev->dev, "RX timeout on chan %d\n", channel);
208 writel(ICLR_RXTOFEC1 << channel, aaci->base + AACI_INTCLR);
209 }
210
211 if (mask & ISR_RXINTR) {
212 struct aaci_runtime *aacirun = &aaci->capture;
213 bool period_elapsed = false;
214 void *ptr;
215
216 if (!aacirun->substream || !aacirun->start) {
217 dev_warn(&aaci->dev->dev, "RX interrupt???\n");
218 writel(0, aacirun->base + AACI_IE);
219 return;
220 }
221
222 spin_lock(&aacirun->lock);
223
224 ptr = aacirun->ptr;
225 do {
226 unsigned int len = aacirun->fifo_bytes;
227 u32 val;
228
229 if (aacirun->bytes <= 0) {
230 aacirun->bytes += aacirun->period;
231 period_elapsed = true;
232 }
233 if (!(aacirun->cr & CR_EN))
234 break;
235
236 val = readl(aacirun->base + AACI_SR);
237 if (!(val & SR_RXHF))
238 break;
239 if (!(val & SR_RXFF))
240 len >>= 1;
241
242 aacirun->bytes -= len;
243
244 /* reading 16 bytes at a time */
245 for( ; len > 0; len -= 16) {
246 asm(
247 "ldmia %1, {r0, r1, r2, r3}\n\t"
248 "stmia %0!, {r0, r1, r2, r3}"
249 : "+r" (ptr)
250 : "r" (aacirun->fifo)
251 : "r0", "r1", "r2", "r3", "cc");
252
253 if (ptr >= aacirun->end)
254 ptr = aacirun->start;
255 }
256 } while(1);
257
258 aacirun->ptr = ptr;
259
260 spin_unlock(&aacirun->lock);
261
262 if (period_elapsed)
263 snd_pcm_period_elapsed(aacirun->substream);
264 }
265
266 if (mask & ISR_URINTR) {
267 dev_dbg(&aaci->dev->dev, "TX underrun on chan %d\n", channel);
268 writel(ICLR_TXUEC1 << channel, aaci->base + AACI_INTCLR);
269 }
270
271 if (mask & ISR_TXINTR) {
272 struct aaci_runtime *aacirun = &aaci->playback;
273 bool period_elapsed = false;
274 void *ptr;
275
276 if (!aacirun->substream || !aacirun->start) {
277 dev_warn(&aaci->dev->dev, "TX interrupt???\n");
278 writel(0, aacirun->base + AACI_IE);
279 return;
280 }
281
282 spin_lock(&aacirun->lock);
283
284 ptr = aacirun->ptr;
285 do {
286 unsigned int len = aacirun->fifo_bytes;
287 u32 val;
288
289 if (aacirun->bytes <= 0) {
290 aacirun->bytes += aacirun->period;
291 period_elapsed = true;
292 }
293 if (!(aacirun->cr & CR_EN))
294 break;
295
296 val = readl(aacirun->base + AACI_SR);
297 if (!(val & SR_TXHE))
298 break;
299 if (!(val & SR_TXFE))
300 len >>= 1;
301
302 aacirun->bytes -= len;
303
304 /* writing 16 bytes at a time */
305 for ( ; len > 0; len -= 16) {
306 asm(
307 "ldmia %0!, {r0, r1, r2, r3}\n\t"
308 "stmia %1, {r0, r1, r2, r3}"
309 : "+r" (ptr)
310 : "r" (aacirun->fifo)
311 : "r0", "r1", "r2", "r3", "cc");
312
313 if (ptr >= aacirun->end)
314 ptr = aacirun->start;
315 }
316 } while (1);
317
318 aacirun->ptr = ptr;
319
320 spin_unlock(&aacirun->lock);
321
322 if (period_elapsed)
323 snd_pcm_period_elapsed(aacirun->substream);
324 }
325}
326
327static irqreturn_t aaci_irq(int irq, void *devid)
328{
329 struct aaci *aaci = devid;
330 u32 mask;
331 int i;
332
333 mask = readl(aaci->base + AACI_ALLINTS);
334 if (mask) {
335 u32 m = mask;
336 for (i = 0; i < 4; i++, m >>= 7) {
337 if (m & 0x7f) {
338 aaci_fifo_irq(aaci, i, m);
339 }
340 }
341 }
342
343 return mask ? IRQ_HANDLED : IRQ_NONE;
344}
345
346
347
348/*
349 * ALSA support.
350 */
351static struct snd_pcm_hardware aaci_hw_info = {
352 .info = SNDRV_PCM_INFO_MMAP |
353 SNDRV_PCM_INFO_MMAP_VALID |
354 SNDRV_PCM_INFO_INTERLEAVED |
355 SNDRV_PCM_INFO_BLOCK_TRANSFER |
356 SNDRV_PCM_INFO_RESUME,
357
358 /*
359 * ALSA doesn't support 18-bit or 20-bit packed into 32-bit
360 * words. It also doesn't support 12-bit at all.
361 */
362 .formats = SNDRV_PCM_FMTBIT_S16_LE,
363
364 /* rates are setup from the AC'97 codec */
365 .channels_min = 2,
366 .channels_max = 2,
367 .buffer_bytes_max = 64 * 1024,
368 .period_bytes_min = 256,
369 .period_bytes_max = PAGE_SIZE,
370 .periods_min = 4,
371 .periods_max = PAGE_SIZE / 16,
372};
373
374/*
375 * We can support two and four channel audio. Unfortunately
376 * six channel audio requires a non-standard channel ordering:
377 * 2 -> FL(3), FR(4)
378 * 4 -> FL(3), FR(4), SL(7), SR(8)
379 * 6 -> FL(3), FR(4), SL(7), SR(8), C(6), LFE(9) (required)
380 * FL(3), FR(4), C(6), SL(7), SR(8), LFE(9) (actual)
381 * This requires an ALSA configuration file to correct.
382 */
383static int aaci_rule_channels(struct snd_pcm_hw_params *p,
384 struct snd_pcm_hw_rule *rule)
385{
386 static unsigned int channel_list[] = { 2, 4, 6 };
387 struct aaci *aaci = rule->private;
388 unsigned int mask = 1 << 0, slots;
389
390 /* pcms[0] is the our 5.1 PCM instance. */
391 slots = aaci->ac97_bus->pcms[0].r[0].slots;
392 if (slots & (1 << AC97_SLOT_PCM_SLEFT)) {
393 mask |= 1 << 1;
394 if (slots & (1 << AC97_SLOT_LFE))
395 mask |= 1 << 2;
396 }
397
398 return snd_interval_list(hw_param_interval(p, rule->var),
399 ARRAY_SIZE(channel_list), channel_list, mask);
400}
401
402static int aaci_pcm_open(struct snd_pcm_substream *substream)
403{
404 struct snd_pcm_runtime *runtime = substream->runtime;
405 struct aaci *aaci = substream->private_data;
406 struct aaci_runtime *aacirun;
407 int ret = 0;
408
409 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
410 aacirun = &aaci->playback;
411 } else {
412 aacirun = &aaci->capture;
413 }
414
415 aacirun->substream = substream;
416 runtime->private_data = aacirun;
417 runtime->hw = aaci_hw_info;
418 runtime->hw.rates = aacirun->pcm->rates;
419 snd_pcm_limit_hw_rates(runtime);
420
421 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
422 runtime->hw.channels_max = 6;
423
424 /* Add rule describing channel dependency. */
425 ret = snd_pcm_hw_rule_add(substream->runtime, 0,
426 SNDRV_PCM_HW_PARAM_CHANNELS,
427 aaci_rule_channels, aaci,
428 SNDRV_PCM_HW_PARAM_CHANNELS, -1);
429 if (ret)
430 return ret;
431
432 if (aacirun->pcm->r[1].slots)
433 snd_ac97_pcm_double_rate_rules(runtime);
434 }
435
436 /*
437 * ALSA wants the byte-size of the FIFOs. As we only support
438 * 16-bit samples, this is twice the FIFO depth irrespective
439 * of whether it's in compact mode or not.
440 */
441 runtime->hw.fifo_size = aaci->fifo_depth * 2;
442
443 mutex_lock(&aaci->irq_lock);
444 if (!aaci->users++) {
445 ret = request_irq(aaci->dev->irq[0], aaci_irq,
446 IRQF_SHARED, DRIVER_NAME, aaci);
447 if (ret != 0)
448 aaci->users--;
449 }
450 mutex_unlock(&aaci->irq_lock);
451
452 return ret;
453}
454
455
456/*
457 * Common ALSA stuff
458 */
459static int aaci_pcm_close(struct snd_pcm_substream *substream)
460{
461 struct aaci *aaci = substream->private_data;
462 struct aaci_runtime *aacirun = substream->runtime->private_data;
463
464 WARN_ON(aacirun->cr & CR_EN);
465
466 aacirun->substream = NULL;
467
468 mutex_lock(&aaci->irq_lock);
469 if (!--aaci->users)
470 free_irq(aaci->dev->irq[0], aaci);
471 mutex_unlock(&aaci->irq_lock);
472
473 return 0;
474}
475
476static int aaci_pcm_hw_free(struct snd_pcm_substream *substream)
477{
478 struct aaci_runtime *aacirun = substream->runtime->private_data;
479
480 /*
481 * This must not be called with the device enabled.
482 */
483 WARN_ON(aacirun->cr & CR_EN);
484
485 if (aacirun->pcm_open)
486 snd_ac97_pcm_close(aacirun->pcm);
487 aacirun->pcm_open = 0;
488
489 /*
490 * Clear out the DMA and any allocated buffers.
491 */
492 snd_pcm_lib_free_pages(substream);
493
494 return 0;
495}
496
497/* Channel to slot mask */
498static const u32 channels_to_slotmask[] = {
499 [2] = CR_SL3 | CR_SL4,
500 [4] = CR_SL3 | CR_SL4 | CR_SL7 | CR_SL8,
501 [6] = CR_SL3 | CR_SL4 | CR_SL7 | CR_SL8 | CR_SL6 | CR_SL9,
502};
503
504static int aaci_pcm_hw_params(struct snd_pcm_substream *substream,
505 struct snd_pcm_hw_params *params)
506{
507 struct aaci_runtime *aacirun = substream->runtime->private_data;
508 unsigned int channels = params_channels(params);
509 unsigned int rate = params_rate(params);
510 int dbl = rate > 48000;
511 int err;
512
513 aaci_pcm_hw_free(substream);
514 if (aacirun->pcm_open) {
515 snd_ac97_pcm_close(aacirun->pcm);
516 aacirun->pcm_open = 0;
517 }
518
519 /* channels is already limited to 2, 4, or 6 by aaci_rule_channels */
520 if (dbl && channels != 2)
521 return -EINVAL;
522
523 err = snd_pcm_lib_malloc_pages(substream,
524 params_buffer_bytes(params));
525 if (err >= 0) {
526 struct aaci *aaci = substream->private_data;
527
528 err = snd_ac97_pcm_open(aacirun->pcm, rate, channels,
529 aacirun->pcm->r[dbl].slots);
530
531 aacirun->pcm_open = err == 0;
532 aacirun->cr = CR_FEN | CR_COMPACT | CR_SZ16;
533 aacirun->cr |= channels_to_slotmask[channels + dbl * 2];
534
535 /*
536 * fifo_bytes is the number of bytes we transfer to/from
537 * the FIFO, including padding. So that's x4. As we're
538 * in compact mode, the FIFO is half the size.
539 */
540 aacirun->fifo_bytes = aaci->fifo_depth * 4 / 2;
541 }
542
543 return err;
544}
545
546static int aaci_pcm_prepare(struct snd_pcm_substream *substream)
547{
548 struct snd_pcm_runtime *runtime = substream->runtime;
549 struct aaci_runtime *aacirun = runtime->private_data;
550
551 aacirun->period = snd_pcm_lib_period_bytes(substream);
552 aacirun->start = runtime->dma_area;
553 aacirun->end = aacirun->start + snd_pcm_lib_buffer_bytes(substream);
554 aacirun->ptr = aacirun->start;
555 aacirun->bytes = aacirun->period;
556
557 return 0;
558}
559
560static snd_pcm_uframes_t aaci_pcm_pointer(struct snd_pcm_substream *substream)
561{
562 struct snd_pcm_runtime *runtime = substream->runtime;
563 struct aaci_runtime *aacirun = runtime->private_data;
564 ssize_t bytes = aacirun->ptr - aacirun->start;
565
566 return bytes_to_frames(runtime, bytes);
567}
568
569
570/*
571 * Playback specific ALSA stuff
572 */
573static void aaci_pcm_playback_stop(struct aaci_runtime *aacirun)
574{
575 u32 ie;
576
577 ie = readl(aacirun->base + AACI_IE);
578 ie &= ~(IE_URIE|IE_TXIE);
579 writel(ie, aacirun->base + AACI_IE);
580 aacirun->cr &= ~CR_EN;
581 aaci_chan_wait_ready(aacirun, SR_TXB);
582 writel(aacirun->cr, aacirun->base + AACI_TXCR);
583}
584
585static void aaci_pcm_playback_start(struct aaci_runtime *aacirun)
586{
587 u32 ie;
588
589 aaci_chan_wait_ready(aacirun, SR_TXB);
590 aacirun->cr |= CR_EN;
591
592 ie = readl(aacirun->base + AACI_IE);
593 ie |= IE_URIE | IE_TXIE;
594 writel(ie, aacirun->base + AACI_IE);
595 writel(aacirun->cr, aacirun->base + AACI_TXCR);
596}
597
598static int aaci_pcm_playback_trigger(struct snd_pcm_substream *substream, int cmd)
599{
600 struct aaci_runtime *aacirun = substream->runtime->private_data;
601 unsigned long flags;
602 int ret = 0;
603
604 spin_lock_irqsave(&aacirun->lock, flags);
605
606 switch (cmd) {
607 case SNDRV_PCM_TRIGGER_START:
608 aaci_pcm_playback_start(aacirun);
609 break;
610
611 case SNDRV_PCM_TRIGGER_RESUME:
612 aaci_pcm_playback_start(aacirun);
613 break;
614
615 case SNDRV_PCM_TRIGGER_STOP:
616 aaci_pcm_playback_stop(aacirun);
617 break;
618
619 case SNDRV_PCM_TRIGGER_SUSPEND:
620 aaci_pcm_playback_stop(aacirun);
621 break;
622
623 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
624 break;
625
626 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
627 break;
628
629 default:
630 ret = -EINVAL;
631 }
632
633 spin_unlock_irqrestore(&aacirun->lock, flags);
634
635 return ret;
636}
637
638static struct snd_pcm_ops aaci_playback_ops = {
639 .open = aaci_pcm_open,
640 .close = aaci_pcm_close,
641 .ioctl = snd_pcm_lib_ioctl,
642 .hw_params = aaci_pcm_hw_params,
643 .hw_free = aaci_pcm_hw_free,
644 .prepare = aaci_pcm_prepare,
645 .trigger = aaci_pcm_playback_trigger,
646 .pointer = aaci_pcm_pointer,
647};
648
649static void aaci_pcm_capture_stop(struct aaci_runtime *aacirun)
650{
651 u32 ie;
652
653 aaci_chan_wait_ready(aacirun, SR_RXB);
654
655 ie = readl(aacirun->base + AACI_IE);
656 ie &= ~(IE_ORIE | IE_RXIE);
657 writel(ie, aacirun->base+AACI_IE);
658
659 aacirun->cr &= ~CR_EN;
660
661 writel(aacirun->cr, aacirun->base + AACI_RXCR);
662}
663
664static void aaci_pcm_capture_start(struct aaci_runtime *aacirun)
665{
666 u32 ie;
667
668 aaci_chan_wait_ready(aacirun, SR_RXB);
669
670#ifdef DEBUG
671 /* RX Timeout value: bits 28:17 in RXCR */
672 aacirun->cr |= 0xf << 17;
673#endif
674
675 aacirun->cr |= CR_EN;
676 writel(aacirun->cr, aacirun->base + AACI_RXCR);
677
678 ie = readl(aacirun->base + AACI_IE);
679 ie |= IE_ORIE |IE_RXIE; // overrun and rx interrupt -- half full
680 writel(ie, aacirun->base + AACI_IE);
681}
682
683static int aaci_pcm_capture_trigger(struct snd_pcm_substream *substream, int cmd)
684{
685 struct aaci_runtime *aacirun = substream->runtime->private_data;
686 unsigned long flags;
687 int ret = 0;
688
689 spin_lock_irqsave(&aacirun->lock, flags);
690
691 switch (cmd) {
692 case SNDRV_PCM_TRIGGER_START:
693 aaci_pcm_capture_start(aacirun);
694 break;
695
696 case SNDRV_PCM_TRIGGER_RESUME:
697 aaci_pcm_capture_start(aacirun);
698 break;
699
700 case SNDRV_PCM_TRIGGER_STOP:
701 aaci_pcm_capture_stop(aacirun);
702 break;
703
704 case SNDRV_PCM_TRIGGER_SUSPEND:
705 aaci_pcm_capture_stop(aacirun);
706 break;
707
708 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
709 break;
710
711 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
712 break;
713
714 default:
715 ret = -EINVAL;
716 }
717
718 spin_unlock_irqrestore(&aacirun->lock, flags);
719
720 return ret;
721}
722
723static int aaci_pcm_capture_prepare(struct snd_pcm_substream *substream)
724{
725 struct snd_pcm_runtime *runtime = substream->runtime;
726 struct aaci *aaci = substream->private_data;
727
728 aaci_pcm_prepare(substream);
729
730 /* allow changing of sample rate */
731 aaci_ac97_write(aaci->ac97, AC97_EXTENDED_STATUS, 0x0001); /* VRA */
732 aaci_ac97_write(aaci->ac97, AC97_PCM_LR_ADC_RATE, runtime->rate);
733 aaci_ac97_write(aaci->ac97, AC97_PCM_MIC_ADC_RATE, runtime->rate);
734
735 /* Record select: Mic: 0, Aux: 3, Line: 4 */
736 aaci_ac97_write(aaci->ac97, AC97_REC_SEL, 0x0404);
737
738 return 0;
739}
740
741static struct snd_pcm_ops aaci_capture_ops = {
742 .open = aaci_pcm_open,
743 .close = aaci_pcm_close,
744 .ioctl = snd_pcm_lib_ioctl,
745 .hw_params = aaci_pcm_hw_params,
746 .hw_free = aaci_pcm_hw_free,
747 .prepare = aaci_pcm_capture_prepare,
748 .trigger = aaci_pcm_capture_trigger,
749 .pointer = aaci_pcm_pointer,
750};
751
752/*
753 * Power Management.
754 */
755#ifdef CONFIG_PM
756static int aaci_do_suspend(struct snd_card *card)
757{
758 struct aaci *aaci = card->private_data;
759 snd_power_change_state(card, SNDRV_CTL_POWER_D3cold);
760 snd_pcm_suspend_all(aaci->pcm);
761 return 0;
762}
763
764static int aaci_do_resume(struct snd_card *card)
765{
766 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
767 return 0;
768}
769
770static int aaci_suspend(struct device *dev)
771{
772 struct snd_card *card = dev_get_drvdata(dev);
773 return card ? aaci_do_suspend(card) : 0;
774}
775
776static int aaci_resume(struct device *dev)
777{
778 struct snd_card *card = dev_get_drvdata(dev);
779 return card ? aaci_do_resume(card) : 0;
780}
781
782static SIMPLE_DEV_PM_OPS(aaci_dev_pm_ops, aaci_suspend, aaci_resume);
783#define AACI_DEV_PM_OPS (&aaci_dev_pm_ops)
784#else
785#define AACI_DEV_PM_OPS NULL
786#endif
787
788
789static struct ac97_pcm ac97_defs[] = {
790 [0] = { /* Front PCM */
791 .exclusive = 1,
792 .r = {
793 [0] = {
794 .slots = (1 << AC97_SLOT_PCM_LEFT) |
795 (1 << AC97_SLOT_PCM_RIGHT) |
796 (1 << AC97_SLOT_PCM_CENTER) |
797 (1 << AC97_SLOT_PCM_SLEFT) |
798 (1 << AC97_SLOT_PCM_SRIGHT) |
799 (1 << AC97_SLOT_LFE),
800 },
801 [1] = {
802 .slots = (1 << AC97_SLOT_PCM_LEFT) |
803 (1 << AC97_SLOT_PCM_RIGHT) |
804 (1 << AC97_SLOT_PCM_LEFT_0) |
805 (1 << AC97_SLOT_PCM_RIGHT_0),
806 },
807 },
808 },
809 [1] = { /* PCM in */
810 .stream = 1,
811 .exclusive = 1,
812 .r = {
813 [0] = {
814 .slots = (1 << AC97_SLOT_PCM_LEFT) |
815 (1 << AC97_SLOT_PCM_RIGHT),
816 },
817 },
818 },
819 [2] = { /* Mic in */
820 .stream = 1,
821 .exclusive = 1,
822 .r = {
823 [0] = {
824 .slots = (1 << AC97_SLOT_MIC),
825 },
826 },
827 }
828};
829
830static struct snd_ac97_bus_ops aaci_bus_ops = {
831 .write = aaci_ac97_write,
832 .read = aaci_ac97_read,
833};
834
835static int aaci_probe_ac97(struct aaci *aaci)
836{
837 struct snd_ac97_template ac97_template;
838 struct snd_ac97_bus *ac97_bus;
839 struct snd_ac97 *ac97;
840 int ret;
841
842 /*
843 * Assert AACIRESET for 2us
844 */
845 writel(0, aaci->base + AACI_RESET);
846 udelay(2);
847 writel(RESET_NRST, aaci->base + AACI_RESET);
848
849 /*
850 * Give the AC'97 codec more than enough time
851 * to wake up. (42us = ~2 frames at 48kHz.)
852 */
853 udelay(FRAME_PERIOD_US * 2);
854
855 ret = snd_ac97_bus(aaci->card, 0, &aaci_bus_ops, aaci, &ac97_bus);
856 if (ret)
857 goto out;
858
859 ac97_bus->clock = 48000;
860 aaci->ac97_bus = ac97_bus;
861
862 memset(&ac97_template, 0, sizeof(struct snd_ac97_template));
863 ac97_template.private_data = aaci;
864 ac97_template.num = 0;
865 ac97_template.scaps = AC97_SCAP_SKIP_MODEM;
866
867 ret = snd_ac97_mixer(ac97_bus, &ac97_template, &ac97);
868 if (ret)
869 goto out;
870 aaci->ac97 = ac97;
871
872 /*
873 * Disable AC97 PC Beep input on audio codecs.
874 */
875 if (ac97_is_audio(ac97))
876 snd_ac97_write_cache(ac97, AC97_PC_BEEP, 0x801e);
877
878 ret = snd_ac97_pcm_assign(ac97_bus, ARRAY_SIZE(ac97_defs), ac97_defs);
879 if (ret)
880 goto out;
881
882 aaci->playback.pcm = &ac97_bus->pcms[0];
883 aaci->capture.pcm = &ac97_bus->pcms[1];
884
885 out:
886 return ret;
887}
888
889static void aaci_free_card(struct snd_card *card)
890{
891 struct aaci *aaci = card->private_data;
892
893 iounmap(aaci->base);
894}
895
896static struct aaci *aaci_init_card(struct amba_device *dev)
897{
898 struct aaci *aaci;
899 struct snd_card *card;
900 int err;
901
902 err = snd_card_new(&dev->dev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1,
903 THIS_MODULE, sizeof(struct aaci), &card);
904 if (err < 0)
905 return NULL;
906
907 card->private_free = aaci_free_card;
908
909 strlcpy(card->driver, DRIVER_NAME, sizeof(card->driver));
910 strlcpy(card->shortname, "ARM AC'97 Interface", sizeof(card->shortname));
911 snprintf(card->longname, sizeof(card->longname),
912 "%s PL%03x rev%u at 0x%08llx, irq %d",
913 card->shortname, amba_part(dev), amba_rev(dev),
914 (unsigned long long)dev->res.start, dev->irq[0]);
915
916 aaci = card->private_data;
917 mutex_init(&aaci->ac97_sem);
918 mutex_init(&aaci->irq_lock);
919 aaci->card = card;
920 aaci->dev = dev;
921
922 /* Set MAINCR to allow slot 1 and 2 data IO */
923 aaci->maincr = MAINCR_IE | MAINCR_SL1RXEN | MAINCR_SL1TXEN |
924 MAINCR_SL2RXEN | MAINCR_SL2TXEN;
925
926 return aaci;
927}
928
929static int aaci_init_pcm(struct aaci *aaci)
930{
931 struct snd_pcm *pcm;
932 int ret;
933
934 ret = snd_pcm_new(aaci->card, "AACI AC'97", 0, 1, 1, &pcm);
935 if (ret == 0) {
936 aaci->pcm = pcm;
937 pcm->private_data = aaci;
938 pcm->info_flags = 0;
939
940 strlcpy(pcm->name, DRIVER_NAME, sizeof(pcm->name));
941
942 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &aaci_playback_ops);
943 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &aaci_capture_ops);
944 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
945 NULL, 0, 64 * 1024);
946 }
947
948 return ret;
949}
950
951static unsigned int aaci_size_fifo(struct aaci *aaci)
952{
953 struct aaci_runtime *aacirun = &aaci->playback;
954 int i;
955
956 /*
957 * Enable the channel, but don't assign it to any slots, so
958 * it won't empty onto the AC'97 link.
959 */
960 writel(CR_FEN | CR_SZ16 | CR_EN, aacirun->base + AACI_TXCR);
961
962 for (i = 0; !(readl(aacirun->base + AACI_SR) & SR_TXFF) && i < 4096; i++)
963 writel(0, aacirun->fifo);
964
965 writel(0, aacirun->base + AACI_TXCR);
966
967 /*
968 * Re-initialise the AACI after the FIFO depth test, to
969 * ensure that the FIFOs are empty. Unfortunately, merely
970 * disabling the channel doesn't clear the FIFO.
971 */
972 writel(aaci->maincr & ~MAINCR_IE, aaci->base + AACI_MAINCR);
973 readl(aaci->base + AACI_MAINCR);
974 udelay(1);
975 writel(aaci->maincr, aaci->base + AACI_MAINCR);
976
977 /*
978 * If we hit 4096 entries, we failed. Go back to the specified
979 * fifo depth.
980 */
981 if (i == 4096)
982 i = 8;
983
984 return i;
985}
986
987static int aaci_probe(struct amba_device *dev,
988 const struct amba_id *id)
989{
990 struct aaci *aaci;
991 int ret, i;
992
993 ret = amba_request_regions(dev, NULL);
994 if (ret)
995 return ret;
996
997 aaci = aaci_init_card(dev);
998 if (!aaci) {
999 ret = -ENOMEM;
1000 goto out;
1001 }
1002
1003 aaci->base = ioremap(dev->res.start, resource_size(&dev->res));
1004 if (!aaci->base) {
1005 ret = -ENOMEM;
1006 goto out;
1007 }
1008
1009 /*
1010 * Playback uses AACI channel 0
1011 */
1012 spin_lock_init(&aaci->playback.lock);
1013 aaci->playback.base = aaci->base + AACI_CSCH1;
1014 aaci->playback.fifo = aaci->base + AACI_DR1;
1015
1016 /*
1017 * Capture uses AACI channel 0
1018 */
1019 spin_lock_init(&aaci->capture.lock);
1020 aaci->capture.base = aaci->base + AACI_CSCH1;
1021 aaci->capture.fifo = aaci->base + AACI_DR1;
1022
1023 for (i = 0; i < 4; i++) {
1024 void __iomem *base = aaci->base + i * 0x14;
1025
1026 writel(0, base + AACI_IE);
1027 writel(0, base + AACI_TXCR);
1028 writel(0, base + AACI_RXCR);
1029 }
1030
1031 writel(0x1fff, aaci->base + AACI_INTCLR);
1032 writel(aaci->maincr, aaci->base + AACI_MAINCR);
1033 /*
1034 * Fix: ac97 read back fail errors by reading
1035 * from any arbitrary aaci register.
1036 */
1037 readl(aaci->base + AACI_CSCH1);
1038 ret = aaci_probe_ac97(aaci);
1039 if (ret)
1040 goto out;
1041
1042 /*
1043 * Size the FIFOs (must be multiple of 16).
1044 * This is the number of entries in the FIFO.
1045 */
1046 aaci->fifo_depth = aaci_size_fifo(aaci);
1047 if (aaci->fifo_depth & 15) {
1048 printk(KERN_WARNING "AACI: FIFO depth %d not supported\n",
1049 aaci->fifo_depth);
1050 ret = -ENODEV;
1051 goto out;
1052 }
1053
1054 ret = aaci_init_pcm(aaci);
1055 if (ret)
1056 goto out;
1057
1058 ret = snd_card_register(aaci->card);
1059 if (ret == 0) {
1060 dev_info(&dev->dev, "%s\n", aaci->card->longname);
1061 dev_info(&dev->dev, "FIFO %u entries\n", aaci->fifo_depth);
1062 amba_set_drvdata(dev, aaci->card);
1063 return ret;
1064 }
1065
1066 out:
1067 if (aaci)
1068 snd_card_free(aaci->card);
1069 amba_release_regions(dev);
1070 return ret;
1071}
1072
1073static int aaci_remove(struct amba_device *dev)
1074{
1075 struct snd_card *card = amba_get_drvdata(dev);
1076
1077 if (card) {
1078 struct aaci *aaci = card->private_data;
1079 writel(0, aaci->base + AACI_MAINCR);
1080
1081 snd_card_free(card);
1082 amba_release_regions(dev);
1083 }
1084
1085 return 0;
1086}
1087
1088static struct amba_id aaci_ids[] = {
1089 {
1090 .id = 0x00041041,
1091 .mask = 0x000fffff,
1092 },
1093 { 0, 0 },
1094};
1095
1096MODULE_DEVICE_TABLE(amba, aaci_ids);
1097
1098static struct amba_driver aaci_driver = {
1099 .drv = {
1100 .name = DRIVER_NAME,
1101 .pm = AACI_DEV_PM_OPS,
1102 },
1103 .probe = aaci_probe,
1104 .remove = aaci_remove,
1105 .id_table = aaci_ids,
1106};
1107
1108module_amba_driver(aaci_driver);
1109
1110MODULE_LICENSE("GPL");
1111MODULE_DESCRIPTION("ARM PrimeCell PL041 Advanced Audio CODEC Interface driver");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * linux/sound/arm/aaci.c - ARM PrimeCell AACI PL041 driver
4 *
5 * Copyright (C) 2003 Deep Blue Solutions Ltd, All Rights Reserved.
6 *
7 * Documentation: ARM DDI 0173B
8 */
9#include <linux/module.h>
10#include <linux/delay.h>
11#include <linux/init.h>
12#include <linux/ioport.h>
13#include <linux/device.h>
14#include <linux/spinlock.h>
15#include <linux/interrupt.h>
16#include <linux/err.h>
17#include <linux/amba/bus.h>
18#include <linux/io.h>
19
20#include <sound/core.h>
21#include <sound/initval.h>
22#include <sound/ac97_codec.h>
23#include <sound/pcm.h>
24#include <sound/pcm_params.h>
25
26#include "aaci.h"
27
28#define DRIVER_NAME "aaci-pl041"
29
30#define FRAME_PERIOD_US 21
31
32/*
33 * PM support is not complete. Turn it off.
34 */
35#undef CONFIG_PM
36
37static void aaci_ac97_select_codec(struct aaci *aaci, struct snd_ac97 *ac97)
38{
39 u32 v, maincr = aaci->maincr | MAINCR_SCRA(ac97->num);
40
41 /*
42 * Ensure that the slot 1/2 RX registers are empty.
43 */
44 v = readl(aaci->base + AACI_SLFR);
45 if (v & SLFR_2RXV)
46 readl(aaci->base + AACI_SL2RX);
47 if (v & SLFR_1RXV)
48 readl(aaci->base + AACI_SL1RX);
49
50 if (maincr != readl(aaci->base + AACI_MAINCR)) {
51 writel(maincr, aaci->base + AACI_MAINCR);
52 readl(aaci->base + AACI_MAINCR);
53 udelay(1);
54 }
55}
56
57/*
58 * P29:
59 * The recommended use of programming the external codec through slot 1
60 * and slot 2 data is to use the channels during setup routines and the
61 * slot register at any other time. The data written into slot 1, slot 2
62 * and slot 12 registers is transmitted only when their corresponding
63 * SI1TxEn, SI2TxEn and SI12TxEn bits are set in the AACI_MAINCR
64 * register.
65 */
66static void aaci_ac97_write(struct snd_ac97 *ac97, unsigned short reg,
67 unsigned short val)
68{
69 struct aaci *aaci = ac97->private_data;
70 int timeout;
71 u32 v;
72
73 if (ac97->num >= 4)
74 return;
75
76 mutex_lock(&aaci->ac97_sem);
77
78 aaci_ac97_select_codec(aaci, ac97);
79
80 /*
81 * P54: You must ensure that AACI_SL2TX is always written
82 * to, if required, before data is written to AACI_SL1TX.
83 */
84 writel(val << 4, aaci->base + AACI_SL2TX);
85 writel(reg << 12, aaci->base + AACI_SL1TX);
86
87 /* Initially, wait one frame period */
88 udelay(FRAME_PERIOD_US);
89
90 /* And then wait an additional eight frame periods for it to be sent */
91 timeout = FRAME_PERIOD_US * 8;
92 do {
93 udelay(1);
94 v = readl(aaci->base + AACI_SLFR);
95 } while ((v & (SLFR_1TXB|SLFR_2TXB)) && --timeout);
96
97 if (v & (SLFR_1TXB|SLFR_2TXB))
98 dev_err(&aaci->dev->dev,
99 "timeout waiting for write to complete\n");
100
101 mutex_unlock(&aaci->ac97_sem);
102}
103
104/*
105 * Read an AC'97 register.
106 */
107static unsigned short aaci_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
108{
109 struct aaci *aaci = ac97->private_data;
110 int timeout, retries = 10;
111 u32 v;
112
113 if (ac97->num >= 4)
114 return ~0;
115
116 mutex_lock(&aaci->ac97_sem);
117
118 aaci_ac97_select_codec(aaci, ac97);
119
120 /*
121 * Write the register address to slot 1.
122 */
123 writel((reg << 12) | (1 << 19), aaci->base + AACI_SL1TX);
124
125 /* Initially, wait one frame period */
126 udelay(FRAME_PERIOD_US);
127
128 /* And then wait an additional eight frame periods for it to be sent */
129 timeout = FRAME_PERIOD_US * 8;
130 do {
131 udelay(1);
132 v = readl(aaci->base + AACI_SLFR);
133 } while ((v & SLFR_1TXB) && --timeout);
134
135 if (v & SLFR_1TXB) {
136 dev_err(&aaci->dev->dev, "timeout on slot 1 TX busy\n");
137 v = ~0;
138 goto out;
139 }
140
141 /* Now wait for the response frame */
142 udelay(FRAME_PERIOD_US);
143
144 /* And then wait an additional eight frame periods for data */
145 timeout = FRAME_PERIOD_US * 8;
146 do {
147 udelay(1);
148 cond_resched();
149 v = readl(aaci->base + AACI_SLFR) & (SLFR_1RXV|SLFR_2RXV);
150 } while ((v != (SLFR_1RXV|SLFR_2RXV)) && --timeout);
151
152 if (v != (SLFR_1RXV|SLFR_2RXV)) {
153 dev_err(&aaci->dev->dev, "timeout on RX valid\n");
154 v = ~0;
155 goto out;
156 }
157
158 do {
159 v = readl(aaci->base + AACI_SL1RX) >> 12;
160 if (v == reg) {
161 v = readl(aaci->base + AACI_SL2RX) >> 4;
162 break;
163 } else if (--retries) {
164 dev_warn(&aaci->dev->dev,
165 "ac97 read back fail. retry\n");
166 continue;
167 } else {
168 dev_warn(&aaci->dev->dev,
169 "wrong ac97 register read back (%x != %x)\n",
170 v, reg);
171 v = ~0;
172 }
173 } while (retries);
174 out:
175 mutex_unlock(&aaci->ac97_sem);
176 return v;
177}
178
179static inline void
180aaci_chan_wait_ready(struct aaci_runtime *aacirun, unsigned long mask)
181{
182 u32 val;
183 int timeout = 5000;
184
185 do {
186 udelay(1);
187 val = readl(aacirun->base + AACI_SR);
188 } while (val & mask && timeout--);
189}
190
191
192
193/*
194 * Interrupt support.
195 */
196static void aaci_fifo_irq(struct aaci *aaci, int channel, u32 mask)
197{
198 if (mask & ISR_ORINTR) {
199 dev_warn(&aaci->dev->dev, "RX overrun on chan %d\n", channel);
200 writel(ICLR_RXOEC1 << channel, aaci->base + AACI_INTCLR);
201 }
202
203 if (mask & ISR_RXTOINTR) {
204 dev_warn(&aaci->dev->dev, "RX timeout on chan %d\n", channel);
205 writel(ICLR_RXTOFEC1 << channel, aaci->base + AACI_INTCLR);
206 }
207
208 if (mask & ISR_RXINTR) {
209 struct aaci_runtime *aacirun = &aaci->capture;
210 bool period_elapsed = false;
211 void *ptr;
212
213 if (!aacirun->substream || !aacirun->start) {
214 dev_warn(&aaci->dev->dev, "RX interrupt???\n");
215 writel(0, aacirun->base + AACI_IE);
216 return;
217 }
218
219 spin_lock(&aacirun->lock);
220
221 ptr = aacirun->ptr;
222 do {
223 unsigned int len = aacirun->fifo_bytes;
224 u32 val;
225
226 if (aacirun->bytes <= 0) {
227 aacirun->bytes += aacirun->period;
228 period_elapsed = true;
229 }
230 if (!(aacirun->cr & CR_EN))
231 break;
232
233 val = readl(aacirun->base + AACI_SR);
234 if (!(val & SR_RXHF))
235 break;
236 if (!(val & SR_RXFF))
237 len >>= 1;
238
239 aacirun->bytes -= len;
240
241 /* reading 16 bytes at a time */
242 for( ; len > 0; len -= 16) {
243 asm(
244 "ldmia %1, {r0, r1, r2, r3}\n\t"
245 "stmia %0!, {r0, r1, r2, r3}"
246 : "+r" (ptr)
247 : "r" (aacirun->fifo)
248 : "r0", "r1", "r2", "r3", "cc");
249
250 if (ptr >= aacirun->end)
251 ptr = aacirun->start;
252 }
253 } while(1);
254
255 aacirun->ptr = ptr;
256
257 spin_unlock(&aacirun->lock);
258
259 if (period_elapsed)
260 snd_pcm_period_elapsed(aacirun->substream);
261 }
262
263 if (mask & ISR_URINTR) {
264 dev_dbg(&aaci->dev->dev, "TX underrun on chan %d\n", channel);
265 writel(ICLR_TXUEC1 << channel, aaci->base + AACI_INTCLR);
266 }
267
268 if (mask & ISR_TXINTR) {
269 struct aaci_runtime *aacirun = &aaci->playback;
270 bool period_elapsed = false;
271 void *ptr;
272
273 if (!aacirun->substream || !aacirun->start) {
274 dev_warn(&aaci->dev->dev, "TX interrupt???\n");
275 writel(0, aacirun->base + AACI_IE);
276 return;
277 }
278
279 spin_lock(&aacirun->lock);
280
281 ptr = aacirun->ptr;
282 do {
283 unsigned int len = aacirun->fifo_bytes;
284 u32 val;
285
286 if (aacirun->bytes <= 0) {
287 aacirun->bytes += aacirun->period;
288 period_elapsed = true;
289 }
290 if (!(aacirun->cr & CR_EN))
291 break;
292
293 val = readl(aacirun->base + AACI_SR);
294 if (!(val & SR_TXHE))
295 break;
296 if (!(val & SR_TXFE))
297 len >>= 1;
298
299 aacirun->bytes -= len;
300
301 /* writing 16 bytes at a time */
302 for ( ; len > 0; len -= 16) {
303 asm(
304 "ldmia %0!, {r0, r1, r2, r3}\n\t"
305 "stmia %1, {r0, r1, r2, r3}"
306 : "+r" (ptr)
307 : "r" (aacirun->fifo)
308 : "r0", "r1", "r2", "r3", "cc");
309
310 if (ptr >= aacirun->end)
311 ptr = aacirun->start;
312 }
313 } while (1);
314
315 aacirun->ptr = ptr;
316
317 spin_unlock(&aacirun->lock);
318
319 if (period_elapsed)
320 snd_pcm_period_elapsed(aacirun->substream);
321 }
322}
323
324static irqreturn_t aaci_irq(int irq, void *devid)
325{
326 struct aaci *aaci = devid;
327 u32 mask;
328 int i;
329
330 mask = readl(aaci->base + AACI_ALLINTS);
331 if (mask) {
332 u32 m = mask;
333 for (i = 0; i < 4; i++, m >>= 7) {
334 if (m & 0x7f) {
335 aaci_fifo_irq(aaci, i, m);
336 }
337 }
338 }
339
340 return mask ? IRQ_HANDLED : IRQ_NONE;
341}
342
343
344
345/*
346 * ALSA support.
347 */
348static const struct snd_pcm_hardware aaci_hw_info = {
349 .info = SNDRV_PCM_INFO_MMAP |
350 SNDRV_PCM_INFO_MMAP_VALID |
351 SNDRV_PCM_INFO_INTERLEAVED |
352 SNDRV_PCM_INFO_BLOCK_TRANSFER |
353 SNDRV_PCM_INFO_RESUME,
354
355 /*
356 * ALSA doesn't support 18-bit or 20-bit packed into 32-bit
357 * words. It also doesn't support 12-bit at all.
358 */
359 .formats = SNDRV_PCM_FMTBIT_S16_LE,
360
361 /* rates are setup from the AC'97 codec */
362 .channels_min = 2,
363 .channels_max = 2,
364 .buffer_bytes_max = 64 * 1024,
365 .period_bytes_min = 256,
366 .period_bytes_max = PAGE_SIZE,
367 .periods_min = 4,
368 .periods_max = PAGE_SIZE / 16,
369};
370
371/*
372 * We can support two and four channel audio. Unfortunately
373 * six channel audio requires a non-standard channel ordering:
374 * 2 -> FL(3), FR(4)
375 * 4 -> FL(3), FR(4), SL(7), SR(8)
376 * 6 -> FL(3), FR(4), SL(7), SR(8), C(6), LFE(9) (required)
377 * FL(3), FR(4), C(6), SL(7), SR(8), LFE(9) (actual)
378 * This requires an ALSA configuration file to correct.
379 */
380static int aaci_rule_channels(struct snd_pcm_hw_params *p,
381 struct snd_pcm_hw_rule *rule)
382{
383 static const unsigned int channel_list[] = { 2, 4, 6 };
384 struct aaci *aaci = rule->private;
385 unsigned int mask = 1 << 0, slots;
386
387 /* pcms[0] is the our 5.1 PCM instance. */
388 slots = aaci->ac97_bus->pcms[0].r[0].slots;
389 if (slots & (1 << AC97_SLOT_PCM_SLEFT)) {
390 mask |= 1 << 1;
391 if (slots & (1 << AC97_SLOT_LFE))
392 mask |= 1 << 2;
393 }
394
395 return snd_interval_list(hw_param_interval(p, rule->var),
396 ARRAY_SIZE(channel_list), channel_list, mask);
397}
398
399static int aaci_pcm_open(struct snd_pcm_substream *substream)
400{
401 struct snd_pcm_runtime *runtime = substream->runtime;
402 struct aaci *aaci = substream->private_data;
403 struct aaci_runtime *aacirun;
404 int ret = 0;
405
406 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
407 aacirun = &aaci->playback;
408 } else {
409 aacirun = &aaci->capture;
410 }
411
412 aacirun->substream = substream;
413 runtime->private_data = aacirun;
414 runtime->hw = aaci_hw_info;
415 runtime->hw.rates = aacirun->pcm->rates;
416 snd_pcm_limit_hw_rates(runtime);
417
418 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
419 runtime->hw.channels_max = 6;
420
421 /* Add rule describing channel dependency. */
422 ret = snd_pcm_hw_rule_add(substream->runtime, 0,
423 SNDRV_PCM_HW_PARAM_CHANNELS,
424 aaci_rule_channels, aaci,
425 SNDRV_PCM_HW_PARAM_CHANNELS, -1);
426 if (ret)
427 return ret;
428
429 if (aacirun->pcm->r[1].slots)
430 snd_ac97_pcm_double_rate_rules(runtime);
431 }
432
433 /*
434 * ALSA wants the byte-size of the FIFOs. As we only support
435 * 16-bit samples, this is twice the FIFO depth irrespective
436 * of whether it's in compact mode or not.
437 */
438 runtime->hw.fifo_size = aaci->fifo_depth * 2;
439
440 mutex_lock(&aaci->irq_lock);
441 if (!aaci->users++) {
442 ret = request_irq(aaci->dev->irq[0], aaci_irq,
443 IRQF_SHARED, DRIVER_NAME, aaci);
444 if (ret != 0)
445 aaci->users--;
446 }
447 mutex_unlock(&aaci->irq_lock);
448
449 return ret;
450}
451
452
453/*
454 * Common ALSA stuff
455 */
456static int aaci_pcm_close(struct snd_pcm_substream *substream)
457{
458 struct aaci *aaci = substream->private_data;
459 struct aaci_runtime *aacirun = substream->runtime->private_data;
460
461 WARN_ON(aacirun->cr & CR_EN);
462
463 aacirun->substream = NULL;
464
465 mutex_lock(&aaci->irq_lock);
466 if (!--aaci->users)
467 free_irq(aaci->dev->irq[0], aaci);
468 mutex_unlock(&aaci->irq_lock);
469
470 return 0;
471}
472
473static int aaci_pcm_hw_free(struct snd_pcm_substream *substream)
474{
475 struct aaci_runtime *aacirun = substream->runtime->private_data;
476
477 /*
478 * This must not be called with the device enabled.
479 */
480 WARN_ON(aacirun->cr & CR_EN);
481
482 if (aacirun->pcm_open)
483 snd_ac97_pcm_close(aacirun->pcm);
484 aacirun->pcm_open = 0;
485
486 return 0;
487}
488
489/* Channel to slot mask */
490static const u32 channels_to_slotmask[] = {
491 [2] = CR_SL3 | CR_SL4,
492 [4] = CR_SL3 | CR_SL4 | CR_SL7 | CR_SL8,
493 [6] = CR_SL3 | CR_SL4 | CR_SL7 | CR_SL8 | CR_SL6 | CR_SL9,
494};
495
496static int aaci_pcm_hw_params(struct snd_pcm_substream *substream,
497 struct snd_pcm_hw_params *params)
498{
499 struct aaci_runtime *aacirun = substream->runtime->private_data;
500 struct aaci *aaci = substream->private_data;
501 unsigned int channels = params_channels(params);
502 unsigned int rate = params_rate(params);
503 int dbl = rate > 48000;
504 int err;
505
506 aaci_pcm_hw_free(substream);
507 if (aacirun->pcm_open) {
508 snd_ac97_pcm_close(aacirun->pcm);
509 aacirun->pcm_open = 0;
510 }
511
512 /* channels is already limited to 2, 4, or 6 by aaci_rule_channels */
513 if (dbl && channels != 2)
514 return -EINVAL;
515
516 err = snd_ac97_pcm_open(aacirun->pcm, rate, channels,
517 aacirun->pcm->r[dbl].slots);
518
519 aacirun->pcm_open = err == 0;
520 aacirun->cr = CR_FEN | CR_COMPACT | CR_SZ16;
521 aacirun->cr |= channels_to_slotmask[channels + dbl * 2];
522
523 /*
524 * fifo_bytes is the number of bytes we transfer to/from
525 * the FIFO, including padding. So that's x4. As we're
526 * in compact mode, the FIFO is half the size.
527 */
528 aacirun->fifo_bytes = aaci->fifo_depth * 4 / 2;
529
530 return err;
531}
532
533static int aaci_pcm_prepare(struct snd_pcm_substream *substream)
534{
535 struct snd_pcm_runtime *runtime = substream->runtime;
536 struct aaci_runtime *aacirun = runtime->private_data;
537
538 aacirun->period = snd_pcm_lib_period_bytes(substream);
539 aacirun->start = runtime->dma_area;
540 aacirun->end = aacirun->start + snd_pcm_lib_buffer_bytes(substream);
541 aacirun->ptr = aacirun->start;
542 aacirun->bytes = aacirun->period;
543
544 return 0;
545}
546
547static snd_pcm_uframes_t aaci_pcm_pointer(struct snd_pcm_substream *substream)
548{
549 struct snd_pcm_runtime *runtime = substream->runtime;
550 struct aaci_runtime *aacirun = runtime->private_data;
551 ssize_t bytes = aacirun->ptr - aacirun->start;
552
553 return bytes_to_frames(runtime, bytes);
554}
555
556
557/*
558 * Playback specific ALSA stuff
559 */
560static void aaci_pcm_playback_stop(struct aaci_runtime *aacirun)
561{
562 u32 ie;
563
564 ie = readl(aacirun->base + AACI_IE);
565 ie &= ~(IE_URIE|IE_TXIE);
566 writel(ie, aacirun->base + AACI_IE);
567 aacirun->cr &= ~CR_EN;
568 aaci_chan_wait_ready(aacirun, SR_TXB);
569 writel(aacirun->cr, aacirun->base + AACI_TXCR);
570}
571
572static void aaci_pcm_playback_start(struct aaci_runtime *aacirun)
573{
574 u32 ie;
575
576 aaci_chan_wait_ready(aacirun, SR_TXB);
577 aacirun->cr |= CR_EN;
578
579 ie = readl(aacirun->base + AACI_IE);
580 ie |= IE_URIE | IE_TXIE;
581 writel(ie, aacirun->base + AACI_IE);
582 writel(aacirun->cr, aacirun->base + AACI_TXCR);
583}
584
585static int aaci_pcm_playback_trigger(struct snd_pcm_substream *substream, int cmd)
586{
587 struct aaci_runtime *aacirun = substream->runtime->private_data;
588 unsigned long flags;
589 int ret = 0;
590
591 spin_lock_irqsave(&aacirun->lock, flags);
592
593 switch (cmd) {
594 case SNDRV_PCM_TRIGGER_START:
595 aaci_pcm_playback_start(aacirun);
596 break;
597
598 case SNDRV_PCM_TRIGGER_RESUME:
599 aaci_pcm_playback_start(aacirun);
600 break;
601
602 case SNDRV_PCM_TRIGGER_STOP:
603 aaci_pcm_playback_stop(aacirun);
604 break;
605
606 case SNDRV_PCM_TRIGGER_SUSPEND:
607 aaci_pcm_playback_stop(aacirun);
608 break;
609
610 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
611 break;
612
613 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
614 break;
615
616 default:
617 ret = -EINVAL;
618 }
619
620 spin_unlock_irqrestore(&aacirun->lock, flags);
621
622 return ret;
623}
624
625static const struct snd_pcm_ops aaci_playback_ops = {
626 .open = aaci_pcm_open,
627 .close = aaci_pcm_close,
628 .hw_params = aaci_pcm_hw_params,
629 .hw_free = aaci_pcm_hw_free,
630 .prepare = aaci_pcm_prepare,
631 .trigger = aaci_pcm_playback_trigger,
632 .pointer = aaci_pcm_pointer,
633};
634
635static void aaci_pcm_capture_stop(struct aaci_runtime *aacirun)
636{
637 u32 ie;
638
639 aaci_chan_wait_ready(aacirun, SR_RXB);
640
641 ie = readl(aacirun->base + AACI_IE);
642 ie &= ~(IE_ORIE | IE_RXIE);
643 writel(ie, aacirun->base+AACI_IE);
644
645 aacirun->cr &= ~CR_EN;
646
647 writel(aacirun->cr, aacirun->base + AACI_RXCR);
648}
649
650static void aaci_pcm_capture_start(struct aaci_runtime *aacirun)
651{
652 u32 ie;
653
654 aaci_chan_wait_ready(aacirun, SR_RXB);
655
656#ifdef DEBUG
657 /* RX Timeout value: bits 28:17 in RXCR */
658 aacirun->cr |= 0xf << 17;
659#endif
660
661 aacirun->cr |= CR_EN;
662 writel(aacirun->cr, aacirun->base + AACI_RXCR);
663
664 ie = readl(aacirun->base + AACI_IE);
665 ie |= IE_ORIE |IE_RXIE; // overrun and rx interrupt -- half full
666 writel(ie, aacirun->base + AACI_IE);
667}
668
669static int aaci_pcm_capture_trigger(struct snd_pcm_substream *substream, int cmd)
670{
671 struct aaci_runtime *aacirun = substream->runtime->private_data;
672 unsigned long flags;
673 int ret = 0;
674
675 spin_lock_irqsave(&aacirun->lock, flags);
676
677 switch (cmd) {
678 case SNDRV_PCM_TRIGGER_START:
679 aaci_pcm_capture_start(aacirun);
680 break;
681
682 case SNDRV_PCM_TRIGGER_RESUME:
683 aaci_pcm_capture_start(aacirun);
684 break;
685
686 case SNDRV_PCM_TRIGGER_STOP:
687 aaci_pcm_capture_stop(aacirun);
688 break;
689
690 case SNDRV_PCM_TRIGGER_SUSPEND:
691 aaci_pcm_capture_stop(aacirun);
692 break;
693
694 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
695 break;
696
697 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
698 break;
699
700 default:
701 ret = -EINVAL;
702 }
703
704 spin_unlock_irqrestore(&aacirun->lock, flags);
705
706 return ret;
707}
708
709static int aaci_pcm_capture_prepare(struct snd_pcm_substream *substream)
710{
711 struct snd_pcm_runtime *runtime = substream->runtime;
712 struct aaci *aaci = substream->private_data;
713
714 aaci_pcm_prepare(substream);
715
716 /* allow changing of sample rate */
717 aaci_ac97_write(aaci->ac97, AC97_EXTENDED_STATUS, 0x0001); /* VRA */
718 aaci_ac97_write(aaci->ac97, AC97_PCM_LR_ADC_RATE, runtime->rate);
719 aaci_ac97_write(aaci->ac97, AC97_PCM_MIC_ADC_RATE, runtime->rate);
720
721 /* Record select: Mic: 0, Aux: 3, Line: 4 */
722 aaci_ac97_write(aaci->ac97, AC97_REC_SEL, 0x0404);
723
724 return 0;
725}
726
727static const struct snd_pcm_ops aaci_capture_ops = {
728 .open = aaci_pcm_open,
729 .close = aaci_pcm_close,
730 .hw_params = aaci_pcm_hw_params,
731 .hw_free = aaci_pcm_hw_free,
732 .prepare = aaci_pcm_capture_prepare,
733 .trigger = aaci_pcm_capture_trigger,
734 .pointer = aaci_pcm_pointer,
735};
736
737/*
738 * Power Management.
739 */
740#ifdef CONFIG_PM
741static int aaci_do_suspend(struct snd_card *card)
742{
743 struct aaci *aaci = card->private_data;
744 snd_power_change_state(card, SNDRV_CTL_POWER_D3cold);
745 return 0;
746}
747
748static int aaci_do_resume(struct snd_card *card)
749{
750 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
751 return 0;
752}
753
754static int aaci_suspend(struct device *dev)
755{
756 struct snd_card *card = dev_get_drvdata(dev);
757 return card ? aaci_do_suspend(card) : 0;
758}
759
760static int aaci_resume(struct device *dev)
761{
762 struct snd_card *card = dev_get_drvdata(dev);
763 return card ? aaci_do_resume(card) : 0;
764}
765
766static SIMPLE_DEV_PM_OPS(aaci_dev_pm_ops, aaci_suspend, aaci_resume);
767#define AACI_DEV_PM_OPS (&aaci_dev_pm_ops)
768#else
769#define AACI_DEV_PM_OPS NULL
770#endif
771
772
773static const struct ac97_pcm ac97_defs[] = {
774 [0] = { /* Front PCM */
775 .exclusive = 1,
776 .r = {
777 [0] = {
778 .slots = (1 << AC97_SLOT_PCM_LEFT) |
779 (1 << AC97_SLOT_PCM_RIGHT) |
780 (1 << AC97_SLOT_PCM_CENTER) |
781 (1 << AC97_SLOT_PCM_SLEFT) |
782 (1 << AC97_SLOT_PCM_SRIGHT) |
783 (1 << AC97_SLOT_LFE),
784 },
785 [1] = {
786 .slots = (1 << AC97_SLOT_PCM_LEFT) |
787 (1 << AC97_SLOT_PCM_RIGHT) |
788 (1 << AC97_SLOT_PCM_LEFT_0) |
789 (1 << AC97_SLOT_PCM_RIGHT_0),
790 },
791 },
792 },
793 [1] = { /* PCM in */
794 .stream = 1,
795 .exclusive = 1,
796 .r = {
797 [0] = {
798 .slots = (1 << AC97_SLOT_PCM_LEFT) |
799 (1 << AC97_SLOT_PCM_RIGHT),
800 },
801 },
802 },
803 [2] = { /* Mic in */
804 .stream = 1,
805 .exclusive = 1,
806 .r = {
807 [0] = {
808 .slots = (1 << AC97_SLOT_MIC),
809 },
810 },
811 }
812};
813
814static const struct snd_ac97_bus_ops aaci_bus_ops = {
815 .write = aaci_ac97_write,
816 .read = aaci_ac97_read,
817};
818
819static int aaci_probe_ac97(struct aaci *aaci)
820{
821 struct snd_ac97_template ac97_template;
822 struct snd_ac97_bus *ac97_bus;
823 struct snd_ac97 *ac97;
824 int ret;
825
826 /*
827 * Assert AACIRESET for 2us
828 */
829 writel(0, aaci->base + AACI_RESET);
830 udelay(2);
831 writel(RESET_NRST, aaci->base + AACI_RESET);
832
833 /*
834 * Give the AC'97 codec more than enough time
835 * to wake up. (42us = ~2 frames at 48kHz.)
836 */
837 udelay(FRAME_PERIOD_US * 2);
838
839 ret = snd_ac97_bus(aaci->card, 0, &aaci_bus_ops, aaci, &ac97_bus);
840 if (ret)
841 goto out;
842
843 ac97_bus->clock = 48000;
844 aaci->ac97_bus = ac97_bus;
845
846 memset(&ac97_template, 0, sizeof(struct snd_ac97_template));
847 ac97_template.private_data = aaci;
848 ac97_template.num = 0;
849 ac97_template.scaps = AC97_SCAP_SKIP_MODEM;
850
851 ret = snd_ac97_mixer(ac97_bus, &ac97_template, &ac97);
852 if (ret)
853 goto out;
854 aaci->ac97 = ac97;
855
856 /*
857 * Disable AC97 PC Beep input on audio codecs.
858 */
859 if (ac97_is_audio(ac97))
860 snd_ac97_write_cache(ac97, AC97_PC_BEEP, 0x801e);
861
862 ret = snd_ac97_pcm_assign(ac97_bus, ARRAY_SIZE(ac97_defs), ac97_defs);
863 if (ret)
864 goto out;
865
866 aaci->playback.pcm = &ac97_bus->pcms[0];
867 aaci->capture.pcm = &ac97_bus->pcms[1];
868
869 out:
870 return ret;
871}
872
873static void aaci_free_card(struct snd_card *card)
874{
875 struct aaci *aaci = card->private_data;
876
877 iounmap(aaci->base);
878}
879
880static struct aaci *aaci_init_card(struct amba_device *dev)
881{
882 struct aaci *aaci;
883 struct snd_card *card;
884 int err;
885
886 err = snd_card_new(&dev->dev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1,
887 THIS_MODULE, sizeof(struct aaci), &card);
888 if (err < 0)
889 return NULL;
890
891 card->private_free = aaci_free_card;
892
893 strlcpy(card->driver, DRIVER_NAME, sizeof(card->driver));
894 strlcpy(card->shortname, "ARM AC'97 Interface", sizeof(card->shortname));
895 snprintf(card->longname, sizeof(card->longname),
896 "%s PL%03x rev%u at 0x%08llx, irq %d",
897 card->shortname, amba_part(dev), amba_rev(dev),
898 (unsigned long long)dev->res.start, dev->irq[0]);
899
900 aaci = card->private_data;
901 mutex_init(&aaci->ac97_sem);
902 mutex_init(&aaci->irq_lock);
903 aaci->card = card;
904 aaci->dev = dev;
905
906 /* Set MAINCR to allow slot 1 and 2 data IO */
907 aaci->maincr = MAINCR_IE | MAINCR_SL1RXEN | MAINCR_SL1TXEN |
908 MAINCR_SL2RXEN | MAINCR_SL2TXEN;
909
910 return aaci;
911}
912
913static int aaci_init_pcm(struct aaci *aaci)
914{
915 struct snd_pcm *pcm;
916 int ret;
917
918 ret = snd_pcm_new(aaci->card, "AACI AC'97", 0, 1, 1, &pcm);
919 if (ret == 0) {
920 aaci->pcm = pcm;
921 pcm->private_data = aaci;
922 pcm->info_flags = 0;
923
924 strlcpy(pcm->name, DRIVER_NAME, sizeof(pcm->name));
925
926 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &aaci_playback_ops);
927 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &aaci_capture_ops);
928 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
929 aaci->card->dev,
930 0, 64 * 1024);
931 }
932
933 return ret;
934}
935
936static unsigned int aaci_size_fifo(struct aaci *aaci)
937{
938 struct aaci_runtime *aacirun = &aaci->playback;
939 int i;
940
941 /*
942 * Enable the channel, but don't assign it to any slots, so
943 * it won't empty onto the AC'97 link.
944 */
945 writel(CR_FEN | CR_SZ16 | CR_EN, aacirun->base + AACI_TXCR);
946
947 for (i = 0; !(readl(aacirun->base + AACI_SR) & SR_TXFF) && i < 4096; i++)
948 writel(0, aacirun->fifo);
949
950 writel(0, aacirun->base + AACI_TXCR);
951
952 /*
953 * Re-initialise the AACI after the FIFO depth test, to
954 * ensure that the FIFOs are empty. Unfortunately, merely
955 * disabling the channel doesn't clear the FIFO.
956 */
957 writel(aaci->maincr & ~MAINCR_IE, aaci->base + AACI_MAINCR);
958 readl(aaci->base + AACI_MAINCR);
959 udelay(1);
960 writel(aaci->maincr, aaci->base + AACI_MAINCR);
961
962 /*
963 * If we hit 4096 entries, we failed. Go back to the specified
964 * fifo depth.
965 */
966 if (i == 4096)
967 i = 8;
968
969 return i;
970}
971
972static int aaci_probe(struct amba_device *dev,
973 const struct amba_id *id)
974{
975 struct aaci *aaci;
976 int ret, i;
977
978 ret = amba_request_regions(dev, NULL);
979 if (ret)
980 return ret;
981
982 aaci = aaci_init_card(dev);
983 if (!aaci) {
984 ret = -ENOMEM;
985 goto out;
986 }
987
988 aaci->base = ioremap(dev->res.start, resource_size(&dev->res));
989 if (!aaci->base) {
990 ret = -ENOMEM;
991 goto out;
992 }
993
994 /*
995 * Playback uses AACI channel 0
996 */
997 spin_lock_init(&aaci->playback.lock);
998 aaci->playback.base = aaci->base + AACI_CSCH1;
999 aaci->playback.fifo = aaci->base + AACI_DR1;
1000
1001 /*
1002 * Capture uses AACI channel 0
1003 */
1004 spin_lock_init(&aaci->capture.lock);
1005 aaci->capture.base = aaci->base + AACI_CSCH1;
1006 aaci->capture.fifo = aaci->base + AACI_DR1;
1007
1008 for (i = 0; i < 4; i++) {
1009 void __iomem *base = aaci->base + i * 0x14;
1010
1011 writel(0, base + AACI_IE);
1012 writel(0, base + AACI_TXCR);
1013 writel(0, base + AACI_RXCR);
1014 }
1015
1016 writel(0x1fff, aaci->base + AACI_INTCLR);
1017 writel(aaci->maincr, aaci->base + AACI_MAINCR);
1018 /*
1019 * Fix: ac97 read back fail errors by reading
1020 * from any arbitrary aaci register.
1021 */
1022 readl(aaci->base + AACI_CSCH1);
1023 ret = aaci_probe_ac97(aaci);
1024 if (ret)
1025 goto out;
1026
1027 /*
1028 * Size the FIFOs (must be multiple of 16).
1029 * This is the number of entries in the FIFO.
1030 */
1031 aaci->fifo_depth = aaci_size_fifo(aaci);
1032 if (aaci->fifo_depth & 15) {
1033 printk(KERN_WARNING "AACI: FIFO depth %d not supported\n",
1034 aaci->fifo_depth);
1035 ret = -ENODEV;
1036 goto out;
1037 }
1038
1039 ret = aaci_init_pcm(aaci);
1040 if (ret)
1041 goto out;
1042
1043 ret = snd_card_register(aaci->card);
1044 if (ret == 0) {
1045 dev_info(&dev->dev, "%s\n", aaci->card->longname);
1046 dev_info(&dev->dev, "FIFO %u entries\n", aaci->fifo_depth);
1047 amba_set_drvdata(dev, aaci->card);
1048 return ret;
1049 }
1050
1051 out:
1052 if (aaci)
1053 snd_card_free(aaci->card);
1054 amba_release_regions(dev);
1055 return ret;
1056}
1057
1058static int aaci_remove(struct amba_device *dev)
1059{
1060 struct snd_card *card = amba_get_drvdata(dev);
1061
1062 if (card) {
1063 struct aaci *aaci = card->private_data;
1064 writel(0, aaci->base + AACI_MAINCR);
1065
1066 snd_card_free(card);
1067 amba_release_regions(dev);
1068 }
1069
1070 return 0;
1071}
1072
1073static struct amba_id aaci_ids[] = {
1074 {
1075 .id = 0x00041041,
1076 .mask = 0x000fffff,
1077 },
1078 { 0, 0 },
1079};
1080
1081MODULE_DEVICE_TABLE(amba, aaci_ids);
1082
1083static struct amba_driver aaci_driver = {
1084 .drv = {
1085 .name = DRIVER_NAME,
1086 .pm = AACI_DEV_PM_OPS,
1087 },
1088 .probe = aaci_probe,
1089 .remove = aaci_remove,
1090 .id_table = aaci_ids,
1091};
1092
1093module_amba_driver(aaci_driver);
1094
1095MODULE_LICENSE("GPL");
1096MODULE_DESCRIPTION("ARM PrimeCell PL041 Advanced Audio CODEC Interface driver");