Loading...
1/*
2 * MPC83xx/85xx/86xx PCI/PCIE support routing.
3 *
4 * Copyright 2007-2012 Freescale Semiconductor, Inc.
5 * Copyright 2008-2009 MontaVista Software, Inc.
6 *
7 * Initial author: Xianghua Xiao <x.xiao@freescale.com>
8 * Recode: ZHANG WEI <wei.zhang@freescale.com>
9 * Rewrite the routing for Frescale PCI and PCI Express
10 * Roy Zang <tie-fei.zang@freescale.com>
11 * MPC83xx PCI-Express support:
12 * Tony Li <tony.li@freescale.com>
13 * Anton Vorontsov <avorontsov@ru.mvista.com>
14 *
15 * This program is free software; you can redistribute it and/or modify it
16 * under the terms of the GNU General Public License as published by the
17 * Free Software Foundation; either version 2 of the License, or (at your
18 * option) any later version.
19 */
20#include <linux/kernel.h>
21#include <linux/pci.h>
22#include <linux/delay.h>
23#include <linux/string.h>
24#include <linux/fsl/edac.h>
25#include <linux/init.h>
26#include <linux/interrupt.h>
27#include <linux/memblock.h>
28#include <linux/log2.h>
29#include <linux/platform_device.h>
30#include <linux/slab.h>
31#include <linux/suspend.h>
32#include <linux/syscore_ops.h>
33#include <linux/uaccess.h>
34
35#include <asm/io.h>
36#include <asm/prom.h>
37#include <asm/pci-bridge.h>
38#include <asm/ppc-pci.h>
39#include <asm/machdep.h>
40#include <asm/mpc85xx.h>
41#include <asm/disassemble.h>
42#include <asm/ppc-opcode.h>
43#include <sysdev/fsl_soc.h>
44#include <sysdev/fsl_pci.h>
45
46static int fsl_pcie_bus_fixup, is_mpc83xx_pci;
47
48static void quirk_fsl_pcie_early(struct pci_dev *dev)
49{
50 u8 hdr_type;
51
52 /* if we aren't a PCIe don't bother */
53 if (!pci_is_pcie(dev))
54 return;
55
56 /* if we aren't in host mode don't bother */
57 pci_read_config_byte(dev, PCI_HEADER_TYPE, &hdr_type);
58 if ((hdr_type & 0x7f) != PCI_HEADER_TYPE_BRIDGE)
59 return;
60
61 dev->class = PCI_CLASS_BRIDGE_PCI << 8;
62 fsl_pcie_bus_fixup = 1;
63 return;
64}
65
66static int fsl_indirect_read_config(struct pci_bus *, unsigned int,
67 int, int, u32 *);
68
69static int fsl_pcie_check_link(struct pci_controller *hose)
70{
71 u32 val = 0;
72
73 if (hose->indirect_type & PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK) {
74 if (hose->ops->read == fsl_indirect_read_config)
75 __indirect_read_config(hose, hose->first_busno, 0,
76 PCIE_LTSSM, 4, &val);
77 else
78 early_read_config_dword(hose, 0, 0, PCIE_LTSSM, &val);
79 if (val < PCIE_LTSSM_L0)
80 return 1;
81 } else {
82 struct ccsr_pci __iomem *pci = hose->private_data;
83 /* for PCIe IP rev 3.0 or greater use CSR0 for link state */
84 val = (in_be32(&pci->pex_csr0) & PEX_CSR0_LTSSM_MASK)
85 >> PEX_CSR0_LTSSM_SHIFT;
86 if (val != PEX_CSR0_LTSSM_L0)
87 return 1;
88 }
89
90 return 0;
91}
92
93static int fsl_indirect_read_config(struct pci_bus *bus, unsigned int devfn,
94 int offset, int len, u32 *val)
95{
96 struct pci_controller *hose = pci_bus_to_host(bus);
97
98 if (fsl_pcie_check_link(hose))
99 hose->indirect_type |= PPC_INDIRECT_TYPE_NO_PCIE_LINK;
100 else
101 hose->indirect_type &= ~PPC_INDIRECT_TYPE_NO_PCIE_LINK;
102
103 return indirect_read_config(bus, devfn, offset, len, val);
104}
105
106#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)
107
108static struct pci_ops fsl_indirect_pcie_ops =
109{
110 .read = fsl_indirect_read_config,
111 .write = indirect_write_config,
112};
113
114static u64 pci64_dma_offset;
115
116#ifdef CONFIG_SWIOTLB
117static void setup_swiotlb_ops(struct pci_controller *hose)
118{
119 if (ppc_swiotlb_enable) {
120 hose->controller_ops.dma_dev_setup = pci_dma_dev_setup_swiotlb;
121 set_pci_dma_ops(&swiotlb_dma_ops);
122 }
123}
124#else
125static inline void setup_swiotlb_ops(struct pci_controller *hose) {}
126#endif
127
128static int fsl_pci_dma_set_mask(struct device *dev, u64 dma_mask)
129{
130 if (!dev->dma_mask || !dma_supported(dev, dma_mask))
131 return -EIO;
132
133 /*
134 * Fix up PCI devices that are able to DMA to the large inbound
135 * mapping that allows addressing any RAM address from across PCI.
136 */
137 if (dev_is_pci(dev) && dma_mask >= pci64_dma_offset * 2 - 1) {
138 set_dma_ops(dev, &dma_direct_ops);
139 set_dma_offset(dev, pci64_dma_offset);
140 }
141
142 *dev->dma_mask = dma_mask;
143 return 0;
144}
145
146static int setup_one_atmu(struct ccsr_pci __iomem *pci,
147 unsigned int index, const struct resource *res,
148 resource_size_t offset)
149{
150 resource_size_t pci_addr = res->start - offset;
151 resource_size_t phys_addr = res->start;
152 resource_size_t size = resource_size(res);
153 u32 flags = 0x80044000; /* enable & mem R/W */
154 unsigned int i;
155
156 pr_debug("PCI MEM resource start 0x%016llx, size 0x%016llx.\n",
157 (u64)res->start, (u64)size);
158
159 if (res->flags & IORESOURCE_PREFETCH)
160 flags |= 0x10000000; /* enable relaxed ordering */
161
162 for (i = 0; size > 0; i++) {
163 unsigned int bits = min_t(u32, ilog2(size),
164 __ffs(pci_addr | phys_addr));
165
166 if (index + i >= 5)
167 return -1;
168
169 out_be32(&pci->pow[index + i].potar, pci_addr >> 12);
170 out_be32(&pci->pow[index + i].potear, (u64)pci_addr >> 44);
171 out_be32(&pci->pow[index + i].powbar, phys_addr >> 12);
172 out_be32(&pci->pow[index + i].powar, flags | (bits - 1));
173
174 pci_addr += (resource_size_t)1U << bits;
175 phys_addr += (resource_size_t)1U << bits;
176 size -= (resource_size_t)1U << bits;
177 }
178
179 return i;
180}
181
182static bool is_kdump(void)
183{
184 struct device_node *node;
185
186 node = of_find_node_by_type(NULL, "memory");
187 if (!node) {
188 WARN_ON_ONCE(1);
189 return false;
190 }
191
192 return of_property_read_bool(node, "linux,usable-memory");
193}
194
195/* atmu setup for fsl pci/pcie controller */
196static void setup_pci_atmu(struct pci_controller *hose)
197{
198 struct ccsr_pci __iomem *pci = hose->private_data;
199 int i, j, n, mem_log, win_idx = 3, start_idx = 1, end_idx = 4;
200 u64 mem, sz, paddr_hi = 0;
201 u64 offset = 0, paddr_lo = ULLONG_MAX;
202 u32 pcicsrbar = 0, pcicsrbar_sz;
203 u32 piwar = PIWAR_EN | PIWAR_PF | PIWAR_TGI_LOCAL |
204 PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP;
205 const char *name = hose->dn->full_name;
206 const u64 *reg;
207 int len;
208 bool setup_inbound;
209
210 /*
211 * If this is kdump, we don't want to trigger a bunch of PCI
212 * errors by closing the window on in-flight DMA.
213 *
214 * We still run most of the function's logic so that things like
215 * hose->dma_window_size still get set.
216 */
217 setup_inbound = !is_kdump();
218
219 if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) {
220 /*
221 * BSC9132 Rev1.0 has an issue where all the PEX inbound
222 * windows have implemented the default target value as 0xf
223 * for CCSR space.In all Freescale legacy devices the target
224 * of 0xf is reserved for local memory space. 9132 Rev1.0
225 * now has local mempry space mapped to target 0x0 instead of
226 * 0xf. Hence adding a workaround to remove the target 0xf
227 * defined for memory space from Inbound window attributes.
228 */
229 piwar &= ~PIWAR_TGI_LOCAL;
230 }
231
232 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
233 if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) {
234 win_idx = 2;
235 start_idx = 0;
236 end_idx = 3;
237 }
238 }
239
240 /* Disable all windows (except powar0 since it's ignored) */
241 for(i = 1; i < 5; i++)
242 out_be32(&pci->pow[i].powar, 0);
243
244 if (setup_inbound) {
245 for (i = start_idx; i < end_idx; i++)
246 out_be32(&pci->piw[i].piwar, 0);
247 }
248
249 /* Setup outbound MEM window */
250 for(i = 0, j = 1; i < 3; i++) {
251 if (!(hose->mem_resources[i].flags & IORESOURCE_MEM))
252 continue;
253
254 paddr_lo = min(paddr_lo, (u64)hose->mem_resources[i].start);
255 paddr_hi = max(paddr_hi, (u64)hose->mem_resources[i].end);
256
257 /* We assume all memory resources have the same offset */
258 offset = hose->mem_offset[i];
259 n = setup_one_atmu(pci, j, &hose->mem_resources[i], offset);
260
261 if (n < 0 || j >= 5) {
262 pr_err("Ran out of outbound PCI ATMUs for resource %d!\n", i);
263 hose->mem_resources[i].flags |= IORESOURCE_DISABLED;
264 } else
265 j += n;
266 }
267
268 /* Setup outbound IO window */
269 if (hose->io_resource.flags & IORESOURCE_IO) {
270 if (j >= 5) {
271 pr_err("Ran out of outbound PCI ATMUs for IO resource\n");
272 } else {
273 pr_debug("PCI IO resource start 0x%016llx, size 0x%016llx, "
274 "phy base 0x%016llx.\n",
275 (u64)hose->io_resource.start,
276 (u64)resource_size(&hose->io_resource),
277 (u64)hose->io_base_phys);
278 out_be32(&pci->pow[j].potar, (hose->io_resource.start >> 12));
279 out_be32(&pci->pow[j].potear, 0);
280 out_be32(&pci->pow[j].powbar, (hose->io_base_phys >> 12));
281 /* Enable, IO R/W */
282 out_be32(&pci->pow[j].powar, 0x80088000
283 | (ilog2(hose->io_resource.end
284 - hose->io_resource.start + 1) - 1));
285 }
286 }
287
288 /* convert to pci address space */
289 paddr_hi -= offset;
290 paddr_lo -= offset;
291
292 if (paddr_hi == paddr_lo) {
293 pr_err("%s: No outbound window space\n", name);
294 return;
295 }
296
297 if (paddr_lo == 0) {
298 pr_err("%s: No space for inbound window\n", name);
299 return;
300 }
301
302 /* setup PCSRBAR/PEXCSRBAR */
303 early_write_config_dword(hose, 0, 0, PCI_BASE_ADDRESS_0, 0xffffffff);
304 early_read_config_dword(hose, 0, 0, PCI_BASE_ADDRESS_0, &pcicsrbar_sz);
305 pcicsrbar_sz = ~pcicsrbar_sz + 1;
306
307 if (paddr_hi < (0x100000000ull - pcicsrbar_sz) ||
308 (paddr_lo > 0x100000000ull))
309 pcicsrbar = 0x100000000ull - pcicsrbar_sz;
310 else
311 pcicsrbar = (paddr_lo - pcicsrbar_sz) & -pcicsrbar_sz;
312 early_write_config_dword(hose, 0, 0, PCI_BASE_ADDRESS_0, pcicsrbar);
313
314 paddr_lo = min(paddr_lo, (u64)pcicsrbar);
315
316 pr_info("%s: PCICSRBAR @ 0x%x\n", name, pcicsrbar);
317
318 /* Setup inbound mem window */
319 mem = memblock_end_of_DRAM();
320 pr_info("%s: end of DRAM %llx\n", __func__, mem);
321
322 /*
323 * The msi-address-64 property, if it exists, indicates the physical
324 * address of the MSIIR register. Normally, this register is located
325 * inside CCSR, so the ATMU that covers all of CCSR is used. But if
326 * this property exists, then we normally need to create a new ATMU
327 * for it. For now, however, we cheat. The only entity that creates
328 * this property is the Freescale hypervisor, and the address is
329 * specified in the partition configuration. Typically, the address
330 * is located in the page immediately after the end of DDR. If so, we
331 * can avoid allocating a new ATMU by extending the DDR ATMU by one
332 * page.
333 */
334 reg = of_get_property(hose->dn, "msi-address-64", &len);
335 if (reg && (len == sizeof(u64))) {
336 u64 address = be64_to_cpup(reg);
337
338 if ((address >= mem) && (address < (mem + PAGE_SIZE))) {
339 pr_info("%s: extending DDR ATMU to cover MSIIR", name);
340 mem += PAGE_SIZE;
341 } else {
342 /* TODO: Create a new ATMU for MSIIR */
343 pr_warn("%s: msi-address-64 address of %llx is "
344 "unsupported\n", name, address);
345 }
346 }
347
348 sz = min(mem, paddr_lo);
349 mem_log = ilog2(sz);
350
351 /* PCIe can overmap inbound & outbound since RX & TX are separated */
352 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
353 /* Size window to exact size if power-of-two or one size up */
354 if ((1ull << mem_log) != mem) {
355 mem_log++;
356 if ((1ull << mem_log) > mem)
357 pr_info("%s: Setting PCI inbound window "
358 "greater than memory size\n", name);
359 }
360
361 piwar |= ((mem_log - 1) & PIWAR_SZ_MASK);
362
363 if (setup_inbound) {
364 /* Setup inbound memory window */
365 out_be32(&pci->piw[win_idx].pitar, 0x00000000);
366 out_be32(&pci->piw[win_idx].piwbar, 0x00000000);
367 out_be32(&pci->piw[win_idx].piwar, piwar);
368 }
369
370 win_idx--;
371 hose->dma_window_base_cur = 0x00000000;
372 hose->dma_window_size = (resource_size_t)sz;
373
374 /*
375 * if we have >4G of memory setup second PCI inbound window to
376 * let devices that are 64-bit address capable to work w/o
377 * SWIOTLB and access the full range of memory
378 */
379 if (sz != mem) {
380 mem_log = ilog2(mem);
381
382 /* Size window up if we dont fit in exact power-of-2 */
383 if ((1ull << mem_log) != mem)
384 mem_log++;
385
386 piwar = (piwar & ~PIWAR_SZ_MASK) | (mem_log - 1);
387 pci64_dma_offset = 1ULL << mem_log;
388
389 if (setup_inbound) {
390 /* Setup inbound memory window */
391 out_be32(&pci->piw[win_idx].pitar, 0x00000000);
392 out_be32(&pci->piw[win_idx].piwbear,
393 pci64_dma_offset >> 44);
394 out_be32(&pci->piw[win_idx].piwbar,
395 pci64_dma_offset >> 12);
396 out_be32(&pci->piw[win_idx].piwar, piwar);
397 }
398
399 /*
400 * install our own dma_set_mask handler to fixup dma_ops
401 * and dma_offset
402 */
403 ppc_md.dma_set_mask = fsl_pci_dma_set_mask;
404
405 pr_info("%s: Setup 64-bit PCI DMA window\n", name);
406 }
407 } else {
408 u64 paddr = 0;
409
410 if (setup_inbound) {
411 /* Setup inbound memory window */
412 out_be32(&pci->piw[win_idx].pitar, paddr >> 12);
413 out_be32(&pci->piw[win_idx].piwbar, paddr >> 12);
414 out_be32(&pci->piw[win_idx].piwar,
415 (piwar | (mem_log - 1)));
416 }
417
418 win_idx--;
419 paddr += 1ull << mem_log;
420 sz -= 1ull << mem_log;
421
422 if (sz) {
423 mem_log = ilog2(sz);
424 piwar |= (mem_log - 1);
425
426 if (setup_inbound) {
427 out_be32(&pci->piw[win_idx].pitar,
428 paddr >> 12);
429 out_be32(&pci->piw[win_idx].piwbar,
430 paddr >> 12);
431 out_be32(&pci->piw[win_idx].piwar, piwar);
432 }
433
434 win_idx--;
435 paddr += 1ull << mem_log;
436 }
437
438 hose->dma_window_base_cur = 0x00000000;
439 hose->dma_window_size = (resource_size_t)paddr;
440 }
441
442 if (hose->dma_window_size < mem) {
443#ifdef CONFIG_SWIOTLB
444 ppc_swiotlb_enable = 1;
445#else
446 pr_err("%s: ERROR: Memory size exceeds PCI ATMU ability to "
447 "map - enable CONFIG_SWIOTLB to avoid dma errors.\n",
448 name);
449#endif
450 /* adjusting outbound windows could reclaim space in mem map */
451 if (paddr_hi < 0xffffffffull)
452 pr_warning("%s: WARNING: Outbound window cfg leaves "
453 "gaps in memory map. Adjusting the memory map "
454 "could reduce unnecessary bounce buffering.\n",
455 name);
456
457 pr_info("%s: DMA window size is 0x%llx\n", name,
458 (u64)hose->dma_window_size);
459 }
460}
461
462static void __init setup_pci_cmd(struct pci_controller *hose)
463{
464 u16 cmd;
465 int cap_x;
466
467 early_read_config_word(hose, 0, 0, PCI_COMMAND, &cmd);
468 cmd |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY
469 | PCI_COMMAND_IO;
470 early_write_config_word(hose, 0, 0, PCI_COMMAND, cmd);
471
472 cap_x = early_find_capability(hose, 0, 0, PCI_CAP_ID_PCIX);
473 if (cap_x) {
474 int pci_x_cmd = cap_x + PCI_X_CMD;
475 cmd = PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ
476 | PCI_X_CMD_ERO | PCI_X_CMD_DPERR_E;
477 early_write_config_word(hose, 0, 0, pci_x_cmd, cmd);
478 } else {
479 early_write_config_byte(hose, 0, 0, PCI_LATENCY_TIMER, 0x80);
480 }
481}
482
483void fsl_pcibios_fixup_bus(struct pci_bus *bus)
484{
485 struct pci_controller *hose = pci_bus_to_host(bus);
486 int i, is_pcie = 0, no_link;
487
488 /* The root complex bridge comes up with bogus resources,
489 * we copy the PHB ones in.
490 *
491 * With the current generic PCI code, the PHB bus no longer
492 * has bus->resource[0..4] set, so things are a bit more
493 * tricky.
494 */
495
496 if (fsl_pcie_bus_fixup)
497 is_pcie = early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP);
498 no_link = !!(hose->indirect_type & PPC_INDIRECT_TYPE_NO_PCIE_LINK);
499
500 if (bus->parent == hose->bus && (is_pcie || no_link)) {
501 for (i = 0; i < PCI_BRIDGE_RESOURCE_NUM; ++i) {
502 struct resource *res = bus->resource[i];
503 struct resource *par;
504
505 if (!res)
506 continue;
507 if (i == 0)
508 par = &hose->io_resource;
509 else if (i < 4)
510 par = &hose->mem_resources[i-1];
511 else par = NULL;
512
513 res->start = par ? par->start : 0;
514 res->end = par ? par->end : 0;
515 res->flags = par ? par->flags : 0;
516 }
517 }
518}
519
520int fsl_add_bridge(struct platform_device *pdev, int is_primary)
521{
522 int len;
523 struct pci_controller *hose;
524 struct resource rsrc;
525 const int *bus_range;
526 u8 hdr_type, progif;
527 struct device_node *dev;
528 struct ccsr_pci __iomem *pci;
529 u16 temp;
530 u32 svr = mfspr(SPRN_SVR);
531
532 dev = pdev->dev.of_node;
533
534 if (!of_device_is_available(dev)) {
535 pr_warning("%s: disabled\n", dev->full_name);
536 return -ENODEV;
537 }
538
539 pr_debug("Adding PCI host bridge %s\n", dev->full_name);
540
541 /* Fetch host bridge registers address */
542 if (of_address_to_resource(dev, 0, &rsrc)) {
543 printk(KERN_WARNING "Can't get pci register base!");
544 return -ENOMEM;
545 }
546
547 /* Get bus range if any */
548 bus_range = of_get_property(dev, "bus-range", &len);
549 if (bus_range == NULL || len < 2 * sizeof(int))
550 printk(KERN_WARNING "Can't get bus-range for %s, assume"
551 " bus 0\n", dev->full_name);
552
553 pci_add_flags(PCI_REASSIGN_ALL_BUS);
554 hose = pcibios_alloc_controller(dev);
555 if (!hose)
556 return -ENOMEM;
557
558 /* set platform device as the parent */
559 hose->parent = &pdev->dev;
560 hose->first_busno = bus_range ? bus_range[0] : 0x0;
561 hose->last_busno = bus_range ? bus_range[1] : 0xff;
562
563 pr_debug("PCI memory map start 0x%016llx, size 0x%016llx\n",
564 (u64)rsrc.start, (u64)resource_size(&rsrc));
565
566 pci = hose->private_data = ioremap(rsrc.start, resource_size(&rsrc));
567 if (!hose->private_data)
568 goto no_bridge;
569
570 setup_indirect_pci(hose, rsrc.start, rsrc.start + 0x4,
571 PPC_INDIRECT_TYPE_BIG_ENDIAN);
572
573 if (in_be32(&pci->block_rev1) < PCIE_IP_REV_3_0)
574 hose->indirect_type |= PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK;
575
576 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
577 /* use fsl_indirect_read_config for PCIe */
578 hose->ops = &fsl_indirect_pcie_ops;
579 /* For PCIE read HEADER_TYPE to identify controller mode */
580 early_read_config_byte(hose, 0, 0, PCI_HEADER_TYPE, &hdr_type);
581 if ((hdr_type & 0x7f) != PCI_HEADER_TYPE_BRIDGE)
582 goto no_bridge;
583
584 } else {
585 /* For PCI read PROG to identify controller mode */
586 early_read_config_byte(hose, 0, 0, PCI_CLASS_PROG, &progif);
587 if ((progif & 1) &&
588 !of_property_read_bool(dev, "fsl,pci-agent-force-enum"))
589 goto no_bridge;
590 }
591
592 setup_pci_cmd(hose);
593
594 /* check PCI express link status */
595 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
596 hose->indirect_type |= PPC_INDIRECT_TYPE_EXT_REG |
597 PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS;
598 if (fsl_pcie_check_link(hose))
599 hose->indirect_type |= PPC_INDIRECT_TYPE_NO_PCIE_LINK;
600 } else {
601 /*
602 * Set PBFR(PCI Bus Function Register)[10] = 1 to
603 * disable the combining of crossing cacheline
604 * boundary requests into one burst transaction.
605 * PCI-X operation is not affected.
606 * Fix erratum PCI 5 on MPC8548
607 */
608#define PCI_BUS_FUNCTION 0x44
609#define PCI_BUS_FUNCTION_MDS 0x400 /* Master disable streaming */
610 if (((SVR_SOC_VER(svr) == SVR_8543) ||
611 (SVR_SOC_VER(svr) == SVR_8545) ||
612 (SVR_SOC_VER(svr) == SVR_8547) ||
613 (SVR_SOC_VER(svr) == SVR_8548)) &&
614 !early_find_capability(hose, 0, 0, PCI_CAP_ID_PCIX)) {
615 early_read_config_word(hose, 0, 0,
616 PCI_BUS_FUNCTION, &temp);
617 temp |= PCI_BUS_FUNCTION_MDS;
618 early_write_config_word(hose, 0, 0,
619 PCI_BUS_FUNCTION, temp);
620 }
621 }
622
623 printk(KERN_INFO "Found FSL PCI host bridge at 0x%016llx. "
624 "Firmware bus number: %d->%d\n",
625 (unsigned long long)rsrc.start, hose->first_busno,
626 hose->last_busno);
627
628 pr_debug(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
629 hose, hose->cfg_addr, hose->cfg_data);
630
631 /* Interpret the "ranges" property */
632 /* This also maps the I/O region and sets isa_io/mem_base */
633 pci_process_bridge_OF_ranges(hose, dev, is_primary);
634
635 /* Setup PEX window registers */
636 setup_pci_atmu(hose);
637
638 /* Set up controller operations */
639 setup_swiotlb_ops(hose);
640
641 return 0;
642
643no_bridge:
644 iounmap(hose->private_data);
645 /* unmap cfg_data & cfg_addr separately if not on same page */
646 if (((unsigned long)hose->cfg_data & PAGE_MASK) !=
647 ((unsigned long)hose->cfg_addr & PAGE_MASK))
648 iounmap(hose->cfg_data);
649 iounmap(hose->cfg_addr);
650 pcibios_free_controller(hose);
651 return -ENODEV;
652}
653#endif /* CONFIG_FSL_SOC_BOOKE || CONFIG_PPC_86xx */
654
655DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_FREESCALE, PCI_ANY_ID,
656 quirk_fsl_pcie_early);
657
658#if defined(CONFIG_PPC_83xx) || defined(CONFIG_PPC_MPC512x)
659struct mpc83xx_pcie_priv {
660 void __iomem *cfg_type0;
661 void __iomem *cfg_type1;
662 u32 dev_base;
663};
664
665struct pex_inbound_window {
666 u32 ar;
667 u32 tar;
668 u32 barl;
669 u32 barh;
670};
671
672/*
673 * With the convention of u-boot, the PCIE outbound window 0 serves
674 * as configuration transactions outbound.
675 */
676#define PEX_OUTWIN0_BAR 0xCA4
677#define PEX_OUTWIN0_TAL 0xCA8
678#define PEX_OUTWIN0_TAH 0xCAC
679#define PEX_RC_INWIN_BASE 0xE60
680#define PEX_RCIWARn_EN 0x1
681
682static int mpc83xx_pcie_exclude_device(struct pci_bus *bus, unsigned int devfn)
683{
684 struct pci_controller *hose = pci_bus_to_host(bus);
685
686 if (hose->indirect_type & PPC_INDIRECT_TYPE_NO_PCIE_LINK)
687 return PCIBIOS_DEVICE_NOT_FOUND;
688 /*
689 * Workaround for the HW bug: for Type 0 configure transactions the
690 * PCI-E controller does not check the device number bits and just
691 * assumes that the device number bits are 0.
692 */
693 if (bus->number == hose->first_busno ||
694 bus->primary == hose->first_busno) {
695 if (devfn & 0xf8)
696 return PCIBIOS_DEVICE_NOT_FOUND;
697 }
698
699 if (ppc_md.pci_exclude_device) {
700 if (ppc_md.pci_exclude_device(hose, bus->number, devfn))
701 return PCIBIOS_DEVICE_NOT_FOUND;
702 }
703
704 return PCIBIOS_SUCCESSFUL;
705}
706
707static void __iomem *mpc83xx_pcie_remap_cfg(struct pci_bus *bus,
708 unsigned int devfn, int offset)
709{
710 struct pci_controller *hose = pci_bus_to_host(bus);
711 struct mpc83xx_pcie_priv *pcie = hose->dn->data;
712 u32 dev_base = bus->number << 24 | devfn << 16;
713 int ret;
714
715 ret = mpc83xx_pcie_exclude_device(bus, devfn);
716 if (ret)
717 return NULL;
718
719 offset &= 0xfff;
720
721 /* Type 0 */
722 if (bus->number == hose->first_busno)
723 return pcie->cfg_type0 + offset;
724
725 if (pcie->dev_base == dev_base)
726 goto mapped;
727
728 out_le32(pcie->cfg_type0 + PEX_OUTWIN0_TAL, dev_base);
729
730 pcie->dev_base = dev_base;
731mapped:
732 return pcie->cfg_type1 + offset;
733}
734
735static int mpc83xx_pcie_write_config(struct pci_bus *bus, unsigned int devfn,
736 int offset, int len, u32 val)
737{
738 struct pci_controller *hose = pci_bus_to_host(bus);
739
740 /* PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS */
741 if (offset == PCI_PRIMARY_BUS && bus->number == hose->first_busno)
742 val &= 0xffffff00;
743
744 return pci_generic_config_write(bus, devfn, offset, len, val);
745}
746
747static struct pci_ops mpc83xx_pcie_ops = {
748 .map_bus = mpc83xx_pcie_remap_cfg,
749 .read = pci_generic_config_read,
750 .write = mpc83xx_pcie_write_config,
751};
752
753static int __init mpc83xx_pcie_setup(struct pci_controller *hose,
754 struct resource *reg)
755{
756 struct mpc83xx_pcie_priv *pcie;
757 u32 cfg_bar;
758 int ret = -ENOMEM;
759
760 pcie = zalloc_maybe_bootmem(sizeof(*pcie), GFP_KERNEL);
761 if (!pcie)
762 return ret;
763
764 pcie->cfg_type0 = ioremap(reg->start, resource_size(reg));
765 if (!pcie->cfg_type0)
766 goto err0;
767
768 cfg_bar = in_le32(pcie->cfg_type0 + PEX_OUTWIN0_BAR);
769 if (!cfg_bar) {
770 /* PCI-E isn't configured. */
771 ret = -ENODEV;
772 goto err1;
773 }
774
775 pcie->cfg_type1 = ioremap(cfg_bar, 0x1000);
776 if (!pcie->cfg_type1)
777 goto err1;
778
779 WARN_ON(hose->dn->data);
780 hose->dn->data = pcie;
781 hose->ops = &mpc83xx_pcie_ops;
782 hose->indirect_type |= PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK;
783
784 out_le32(pcie->cfg_type0 + PEX_OUTWIN0_TAH, 0);
785 out_le32(pcie->cfg_type0 + PEX_OUTWIN0_TAL, 0);
786
787 if (fsl_pcie_check_link(hose))
788 hose->indirect_type |= PPC_INDIRECT_TYPE_NO_PCIE_LINK;
789
790 return 0;
791err1:
792 iounmap(pcie->cfg_type0);
793err0:
794 kfree(pcie);
795 return ret;
796
797}
798
799int __init mpc83xx_add_bridge(struct device_node *dev)
800{
801 int ret;
802 int len;
803 struct pci_controller *hose;
804 struct resource rsrc_reg;
805 struct resource rsrc_cfg;
806 const int *bus_range;
807 int primary;
808
809 is_mpc83xx_pci = 1;
810
811 if (!of_device_is_available(dev)) {
812 pr_warning("%s: disabled by the firmware.\n",
813 dev->full_name);
814 return -ENODEV;
815 }
816 pr_debug("Adding PCI host bridge %s\n", dev->full_name);
817
818 /* Fetch host bridge registers address */
819 if (of_address_to_resource(dev, 0, &rsrc_reg)) {
820 printk(KERN_WARNING "Can't get pci register base!\n");
821 return -ENOMEM;
822 }
823
824 memset(&rsrc_cfg, 0, sizeof(rsrc_cfg));
825
826 if (of_address_to_resource(dev, 1, &rsrc_cfg)) {
827 printk(KERN_WARNING
828 "No pci config register base in dev tree, "
829 "using default\n");
830 /*
831 * MPC83xx supports up to two host controllers
832 * one at 0x8500 has config space registers at 0x8300
833 * one at 0x8600 has config space registers at 0x8380
834 */
835 if ((rsrc_reg.start & 0xfffff) == 0x8500)
836 rsrc_cfg.start = (rsrc_reg.start & 0xfff00000) + 0x8300;
837 else if ((rsrc_reg.start & 0xfffff) == 0x8600)
838 rsrc_cfg.start = (rsrc_reg.start & 0xfff00000) + 0x8380;
839 }
840 /*
841 * Controller at offset 0x8500 is primary
842 */
843 if ((rsrc_reg.start & 0xfffff) == 0x8500)
844 primary = 1;
845 else
846 primary = 0;
847
848 /* Get bus range if any */
849 bus_range = of_get_property(dev, "bus-range", &len);
850 if (bus_range == NULL || len < 2 * sizeof(int)) {
851 printk(KERN_WARNING "Can't get bus-range for %s, assume"
852 " bus 0\n", dev->full_name);
853 }
854
855 pci_add_flags(PCI_REASSIGN_ALL_BUS);
856 hose = pcibios_alloc_controller(dev);
857 if (!hose)
858 return -ENOMEM;
859
860 hose->first_busno = bus_range ? bus_range[0] : 0;
861 hose->last_busno = bus_range ? bus_range[1] : 0xff;
862
863 if (of_device_is_compatible(dev, "fsl,mpc8314-pcie")) {
864 ret = mpc83xx_pcie_setup(hose, &rsrc_reg);
865 if (ret)
866 goto err0;
867 } else {
868 setup_indirect_pci(hose, rsrc_cfg.start,
869 rsrc_cfg.start + 4, 0);
870 }
871
872 printk(KERN_INFO "Found FSL PCI host bridge at 0x%016llx. "
873 "Firmware bus number: %d->%d\n",
874 (unsigned long long)rsrc_reg.start, hose->first_busno,
875 hose->last_busno);
876
877 pr_debug(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
878 hose, hose->cfg_addr, hose->cfg_data);
879
880 /* Interpret the "ranges" property */
881 /* This also maps the I/O region and sets isa_io/mem_base */
882 pci_process_bridge_OF_ranges(hose, dev, primary);
883
884 return 0;
885err0:
886 pcibios_free_controller(hose);
887 return ret;
888}
889#endif /* CONFIG_PPC_83xx */
890
891u64 fsl_pci_immrbar_base(struct pci_controller *hose)
892{
893#ifdef CONFIG_PPC_83xx
894 if (is_mpc83xx_pci) {
895 struct mpc83xx_pcie_priv *pcie = hose->dn->data;
896 struct pex_inbound_window *in;
897 int i;
898
899 /* Walk the Root Complex Inbound windows to match IMMR base */
900 in = pcie->cfg_type0 + PEX_RC_INWIN_BASE;
901 for (i = 0; i < 4; i++) {
902 /* not enabled, skip */
903 if (!(in_le32(&in[i].ar) & PEX_RCIWARn_EN))
904 continue;
905
906 if (get_immrbase() == in_le32(&in[i].tar))
907 return (u64)in_le32(&in[i].barh) << 32 |
908 in_le32(&in[i].barl);
909 }
910
911 printk(KERN_WARNING "could not find PCI BAR matching IMMR\n");
912 }
913#endif
914
915#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)
916 if (!is_mpc83xx_pci) {
917 u32 base;
918
919 pci_bus_read_config_dword(hose->bus,
920 PCI_DEVFN(0, 0), PCI_BASE_ADDRESS_0, &base);
921
922 /*
923 * For PEXCSRBAR, bit 3-0 indicate prefetchable and
924 * address type. So when getting base address, these
925 * bits should be masked
926 */
927 base &= PCI_BASE_ADDRESS_MEM_MASK;
928
929 return base;
930 }
931#endif
932
933 return 0;
934}
935
936#ifdef CONFIG_E500
937static int mcheck_handle_load(struct pt_regs *regs, u32 inst)
938{
939 unsigned int rd, ra, rb, d;
940
941 rd = get_rt(inst);
942 ra = get_ra(inst);
943 rb = get_rb(inst);
944 d = get_d(inst);
945
946 switch (get_op(inst)) {
947 case 31:
948 switch (get_xop(inst)) {
949 case OP_31_XOP_LWZX:
950 case OP_31_XOP_LWBRX:
951 regs->gpr[rd] = 0xffffffff;
952 break;
953
954 case OP_31_XOP_LWZUX:
955 regs->gpr[rd] = 0xffffffff;
956 regs->gpr[ra] += regs->gpr[rb];
957 break;
958
959 case OP_31_XOP_LBZX:
960 regs->gpr[rd] = 0xff;
961 break;
962
963 case OP_31_XOP_LBZUX:
964 regs->gpr[rd] = 0xff;
965 regs->gpr[ra] += regs->gpr[rb];
966 break;
967
968 case OP_31_XOP_LHZX:
969 case OP_31_XOP_LHBRX:
970 regs->gpr[rd] = 0xffff;
971 break;
972
973 case OP_31_XOP_LHZUX:
974 regs->gpr[rd] = 0xffff;
975 regs->gpr[ra] += regs->gpr[rb];
976 break;
977
978 case OP_31_XOP_LHAX:
979 regs->gpr[rd] = ~0UL;
980 break;
981
982 case OP_31_XOP_LHAUX:
983 regs->gpr[rd] = ~0UL;
984 regs->gpr[ra] += regs->gpr[rb];
985 break;
986
987 default:
988 return 0;
989 }
990 break;
991
992 case OP_LWZ:
993 regs->gpr[rd] = 0xffffffff;
994 break;
995
996 case OP_LWZU:
997 regs->gpr[rd] = 0xffffffff;
998 regs->gpr[ra] += (s16)d;
999 break;
1000
1001 case OP_LBZ:
1002 regs->gpr[rd] = 0xff;
1003 break;
1004
1005 case OP_LBZU:
1006 regs->gpr[rd] = 0xff;
1007 regs->gpr[ra] += (s16)d;
1008 break;
1009
1010 case OP_LHZ:
1011 regs->gpr[rd] = 0xffff;
1012 break;
1013
1014 case OP_LHZU:
1015 regs->gpr[rd] = 0xffff;
1016 regs->gpr[ra] += (s16)d;
1017 break;
1018
1019 case OP_LHA:
1020 regs->gpr[rd] = ~0UL;
1021 break;
1022
1023 case OP_LHAU:
1024 regs->gpr[rd] = ~0UL;
1025 regs->gpr[ra] += (s16)d;
1026 break;
1027
1028 default:
1029 return 0;
1030 }
1031
1032 return 1;
1033}
1034
1035static int is_in_pci_mem_space(phys_addr_t addr)
1036{
1037 struct pci_controller *hose;
1038 struct resource *res;
1039 int i;
1040
1041 list_for_each_entry(hose, &hose_list, list_node) {
1042 if (!(hose->indirect_type & PPC_INDIRECT_TYPE_EXT_REG))
1043 continue;
1044
1045 for (i = 0; i < 3; i++) {
1046 res = &hose->mem_resources[i];
1047 if ((res->flags & IORESOURCE_MEM) &&
1048 addr >= res->start && addr <= res->end)
1049 return 1;
1050 }
1051 }
1052 return 0;
1053}
1054
1055int fsl_pci_mcheck_exception(struct pt_regs *regs)
1056{
1057 u32 inst;
1058 int ret;
1059 phys_addr_t addr = 0;
1060
1061 /* Let KVM/QEMU deal with the exception */
1062 if (regs->msr & MSR_GS)
1063 return 0;
1064
1065#ifdef CONFIG_PHYS_64BIT
1066 addr = mfspr(SPRN_MCARU);
1067 addr <<= 32;
1068#endif
1069 addr += mfspr(SPRN_MCAR);
1070
1071 if (is_in_pci_mem_space(addr)) {
1072 if (user_mode(regs)) {
1073 pagefault_disable();
1074 ret = get_user(regs->nip, &inst);
1075 pagefault_enable();
1076 } else {
1077 ret = probe_kernel_address((void *)regs->nip, inst);
1078 }
1079
1080 if (!ret && mcheck_handle_load(regs, inst)) {
1081 regs->nip += 4;
1082 return 1;
1083 }
1084 }
1085
1086 return 0;
1087}
1088#endif
1089
1090#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)
1091static const struct of_device_id pci_ids[] = {
1092 { .compatible = "fsl,mpc8540-pci", },
1093 { .compatible = "fsl,mpc8548-pcie", },
1094 { .compatible = "fsl,mpc8610-pci", },
1095 { .compatible = "fsl,mpc8641-pcie", },
1096 { .compatible = "fsl,qoriq-pcie", },
1097 { .compatible = "fsl,qoriq-pcie-v2.1", },
1098 { .compatible = "fsl,qoriq-pcie-v2.2", },
1099 { .compatible = "fsl,qoriq-pcie-v2.3", },
1100 { .compatible = "fsl,qoriq-pcie-v2.4", },
1101 { .compatible = "fsl,qoriq-pcie-v3.0", },
1102
1103 /*
1104 * The following entries are for compatibility with older device
1105 * trees.
1106 */
1107 { .compatible = "fsl,p1022-pcie", },
1108 { .compatible = "fsl,p4080-pcie", },
1109
1110 {},
1111};
1112
1113struct device_node *fsl_pci_primary;
1114
1115void fsl_pci_assign_primary(void)
1116{
1117 struct device_node *np;
1118
1119 /* Callers can specify the primary bus using other means. */
1120 if (fsl_pci_primary)
1121 return;
1122
1123 /* If a PCI host bridge contains an ISA node, it's primary. */
1124 np = of_find_node_by_type(NULL, "isa");
1125 while ((fsl_pci_primary = of_get_parent(np))) {
1126 of_node_put(np);
1127 np = fsl_pci_primary;
1128
1129 if (of_match_node(pci_ids, np) && of_device_is_available(np))
1130 return;
1131 }
1132
1133 /*
1134 * If there's no PCI host bridge with ISA, arbitrarily
1135 * designate one as primary. This can go away once
1136 * various bugs with primary-less systems are fixed.
1137 */
1138 for_each_matching_node(np, pci_ids) {
1139 if (of_device_is_available(np)) {
1140 fsl_pci_primary = np;
1141 of_node_put(np);
1142 return;
1143 }
1144 }
1145}
1146
1147#ifdef CONFIG_PM_SLEEP
1148static irqreturn_t fsl_pci_pme_handle(int irq, void *dev_id)
1149{
1150 struct pci_controller *hose = dev_id;
1151 struct ccsr_pci __iomem *pci = hose->private_data;
1152 u32 dr;
1153
1154 dr = in_be32(&pci->pex_pme_mes_dr);
1155 if (!dr)
1156 return IRQ_NONE;
1157
1158 out_be32(&pci->pex_pme_mes_dr, dr);
1159
1160 return IRQ_HANDLED;
1161}
1162
1163static int fsl_pci_pme_probe(struct pci_controller *hose)
1164{
1165 struct ccsr_pci __iomem *pci;
1166 struct pci_dev *dev;
1167 int pme_irq;
1168 int res;
1169 u16 pms;
1170
1171 /* Get hose's pci_dev */
1172 dev = list_first_entry(&hose->bus->devices, typeof(*dev), bus_list);
1173
1174 /* PME Disable */
1175 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pms);
1176 pms &= ~PCI_PM_CTRL_PME_ENABLE;
1177 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pms);
1178
1179 pme_irq = irq_of_parse_and_map(hose->dn, 0);
1180 if (!pme_irq) {
1181 dev_err(&dev->dev, "Failed to map PME interrupt.\n");
1182
1183 return -ENXIO;
1184 }
1185
1186 res = devm_request_irq(hose->parent, pme_irq,
1187 fsl_pci_pme_handle,
1188 IRQF_SHARED,
1189 "[PCI] PME", hose);
1190 if (res < 0) {
1191 dev_err(&dev->dev, "Unable to request irq %d for PME\n", pme_irq);
1192 irq_dispose_mapping(pme_irq);
1193
1194 return -ENODEV;
1195 }
1196
1197 pci = hose->private_data;
1198
1199 /* Enable PTOD, ENL23D & EXL23D */
1200 clrbits32(&pci->pex_pme_mes_disr,
1201 PME_DISR_EN_PTOD | PME_DISR_EN_ENL23D | PME_DISR_EN_EXL23D);
1202
1203 out_be32(&pci->pex_pme_mes_ier, 0);
1204 setbits32(&pci->pex_pme_mes_ier,
1205 PME_DISR_EN_PTOD | PME_DISR_EN_ENL23D | PME_DISR_EN_EXL23D);
1206
1207 /* PME Enable */
1208 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pms);
1209 pms |= PCI_PM_CTRL_PME_ENABLE;
1210 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pms);
1211
1212 return 0;
1213}
1214
1215static void send_pme_turnoff_message(struct pci_controller *hose)
1216{
1217 struct ccsr_pci __iomem *pci = hose->private_data;
1218 u32 dr;
1219 int i;
1220
1221 /* Send PME_Turn_Off Message Request */
1222 setbits32(&pci->pex_pmcr, PEX_PMCR_PTOMR);
1223
1224 /* Wait trun off done */
1225 for (i = 0; i < 150; i++) {
1226 dr = in_be32(&pci->pex_pme_mes_dr);
1227 if (dr) {
1228 out_be32(&pci->pex_pme_mes_dr, dr);
1229 break;
1230 }
1231
1232 udelay(1000);
1233 }
1234}
1235
1236static void fsl_pci_syscore_do_suspend(struct pci_controller *hose)
1237{
1238 send_pme_turnoff_message(hose);
1239}
1240
1241static int fsl_pci_syscore_suspend(void)
1242{
1243 struct pci_controller *hose, *tmp;
1244
1245 list_for_each_entry_safe(hose, tmp, &hose_list, list_node)
1246 fsl_pci_syscore_do_suspend(hose);
1247
1248 return 0;
1249}
1250
1251static void fsl_pci_syscore_do_resume(struct pci_controller *hose)
1252{
1253 struct ccsr_pci __iomem *pci = hose->private_data;
1254 u32 dr;
1255 int i;
1256
1257 /* Send Exit L2 State Message */
1258 setbits32(&pci->pex_pmcr, PEX_PMCR_EXL2S);
1259
1260 /* Wait exit done */
1261 for (i = 0; i < 150; i++) {
1262 dr = in_be32(&pci->pex_pme_mes_dr);
1263 if (dr) {
1264 out_be32(&pci->pex_pme_mes_dr, dr);
1265 break;
1266 }
1267
1268 udelay(1000);
1269 }
1270
1271 setup_pci_atmu(hose);
1272}
1273
1274static void fsl_pci_syscore_resume(void)
1275{
1276 struct pci_controller *hose, *tmp;
1277
1278 list_for_each_entry_safe(hose, tmp, &hose_list, list_node)
1279 fsl_pci_syscore_do_resume(hose);
1280}
1281
1282static struct syscore_ops pci_syscore_pm_ops = {
1283 .suspend = fsl_pci_syscore_suspend,
1284 .resume = fsl_pci_syscore_resume,
1285};
1286#endif
1287
1288void fsl_pcibios_fixup_phb(struct pci_controller *phb)
1289{
1290#ifdef CONFIG_PM_SLEEP
1291 fsl_pci_pme_probe(phb);
1292#endif
1293}
1294
1295static int add_err_dev(struct platform_device *pdev)
1296{
1297 struct platform_device *errdev;
1298 struct mpc85xx_edac_pci_plat_data pd = {
1299 .of_node = pdev->dev.of_node
1300 };
1301
1302 errdev = platform_device_register_resndata(&pdev->dev,
1303 "mpc85xx-pci-edac",
1304 PLATFORM_DEVID_AUTO,
1305 pdev->resource,
1306 pdev->num_resources,
1307 &pd, sizeof(pd));
1308 if (IS_ERR(errdev))
1309 return PTR_ERR(errdev);
1310
1311 return 0;
1312}
1313
1314static int fsl_pci_probe(struct platform_device *pdev)
1315{
1316 struct device_node *node;
1317 int ret;
1318
1319 node = pdev->dev.of_node;
1320 ret = fsl_add_bridge(pdev, fsl_pci_primary == node);
1321 if (ret)
1322 return ret;
1323
1324 ret = add_err_dev(pdev);
1325 if (ret)
1326 dev_err(&pdev->dev, "couldn't register error device: %d\n",
1327 ret);
1328
1329 return 0;
1330}
1331
1332static struct platform_driver fsl_pci_driver = {
1333 .driver = {
1334 .name = "fsl-pci",
1335 .of_match_table = pci_ids,
1336 },
1337 .probe = fsl_pci_probe,
1338};
1339
1340static int __init fsl_pci_init(void)
1341{
1342#ifdef CONFIG_PM_SLEEP
1343 register_syscore_ops(&pci_syscore_pm_ops);
1344#endif
1345 return platform_driver_register(&fsl_pci_driver);
1346}
1347arch_initcall(fsl_pci_init);
1348#endif
1/*
2 * MPC83xx/85xx/86xx PCI/PCIE support routing.
3 *
4 * Copyright 2007-2012 Freescale Semiconductor, Inc.
5 * Copyright 2008-2009 MontaVista Software, Inc.
6 *
7 * Initial author: Xianghua Xiao <x.xiao@freescale.com>
8 * Recode: ZHANG WEI <wei.zhang@freescale.com>
9 * Rewrite the routing for Frescale PCI and PCI Express
10 * Roy Zang <tie-fei.zang@freescale.com>
11 * MPC83xx PCI-Express support:
12 * Tony Li <tony.li@freescale.com>
13 * Anton Vorontsov <avorontsov@ru.mvista.com>
14 *
15 * This program is free software; you can redistribute it and/or modify it
16 * under the terms of the GNU General Public License as published by the
17 * Free Software Foundation; either version 2 of the License, or (at your
18 * option) any later version.
19 */
20#include <linux/kernel.h>
21#include <linux/pci.h>
22#include <linux/delay.h>
23#include <linux/string.h>
24#include <linux/fsl/edac.h>
25#include <linux/init.h>
26#include <linux/interrupt.h>
27#include <linux/memblock.h>
28#include <linux/log2.h>
29#include <linux/platform_device.h>
30#include <linux/slab.h>
31#include <linux/suspend.h>
32#include <linux/syscore_ops.h>
33#include <linux/uaccess.h>
34
35#include <asm/io.h>
36#include <asm/prom.h>
37#include <asm/pci-bridge.h>
38#include <asm/ppc-pci.h>
39#include <asm/machdep.h>
40#include <asm/disassemble.h>
41#include <asm/ppc-opcode.h>
42#include <sysdev/fsl_soc.h>
43#include <sysdev/fsl_pci.h>
44
45static int fsl_pcie_bus_fixup, is_mpc83xx_pci;
46
47static void quirk_fsl_pcie_early(struct pci_dev *dev)
48{
49 u8 hdr_type;
50
51 /* if we aren't a PCIe don't bother */
52 if (!pci_is_pcie(dev))
53 return;
54
55 /* if we aren't in host mode don't bother */
56 pci_read_config_byte(dev, PCI_HEADER_TYPE, &hdr_type);
57 if ((hdr_type & 0x7f) != PCI_HEADER_TYPE_BRIDGE)
58 return;
59
60 dev->class = PCI_CLASS_BRIDGE_PCI << 8;
61 fsl_pcie_bus_fixup = 1;
62 return;
63}
64
65static int fsl_indirect_read_config(struct pci_bus *, unsigned int,
66 int, int, u32 *);
67
68static int fsl_pcie_check_link(struct pci_controller *hose)
69{
70 u32 val = 0;
71
72 if (hose->indirect_type & PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK) {
73 if (hose->ops->read == fsl_indirect_read_config)
74 __indirect_read_config(hose, hose->first_busno, 0,
75 PCIE_LTSSM, 4, &val);
76 else
77 early_read_config_dword(hose, 0, 0, PCIE_LTSSM, &val);
78 if (val < PCIE_LTSSM_L0)
79 return 1;
80 } else {
81 struct ccsr_pci __iomem *pci = hose->private_data;
82 /* for PCIe IP rev 3.0 or greater use CSR0 for link state */
83 val = (in_be32(&pci->pex_csr0) & PEX_CSR0_LTSSM_MASK)
84 >> PEX_CSR0_LTSSM_SHIFT;
85 if (val != PEX_CSR0_LTSSM_L0)
86 return 1;
87 }
88
89 return 0;
90}
91
92static int fsl_indirect_read_config(struct pci_bus *bus, unsigned int devfn,
93 int offset, int len, u32 *val)
94{
95 struct pci_controller *hose = pci_bus_to_host(bus);
96
97 if (fsl_pcie_check_link(hose))
98 hose->indirect_type |= PPC_INDIRECT_TYPE_NO_PCIE_LINK;
99 else
100 hose->indirect_type &= ~PPC_INDIRECT_TYPE_NO_PCIE_LINK;
101
102 return indirect_read_config(bus, devfn, offset, len, val);
103}
104
105#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)
106
107static struct pci_ops fsl_indirect_pcie_ops =
108{
109 .read = fsl_indirect_read_config,
110 .write = indirect_write_config,
111};
112
113#define MAX_PHYS_ADDR_BITS 40
114static u64 pci64_dma_offset = 1ull << MAX_PHYS_ADDR_BITS;
115
116#ifdef CONFIG_SWIOTLB
117static void setup_swiotlb_ops(struct pci_controller *hose)
118{
119 if (ppc_swiotlb_enable) {
120 hose->controller_ops.dma_dev_setup = pci_dma_dev_setup_swiotlb;
121 set_pci_dma_ops(&swiotlb_dma_ops);
122 }
123}
124#else
125static inline void setup_swiotlb_ops(struct pci_controller *hose) {}
126#endif
127
128static int fsl_pci_dma_set_mask(struct device *dev, u64 dma_mask)
129{
130 if (!dev->dma_mask || !dma_supported(dev, dma_mask))
131 return -EIO;
132
133 /*
134 * Fixup PCI devices that are able to DMA to above the physical
135 * address width of the SoC such that we can address any internal
136 * SoC address from across PCI if needed
137 */
138 if ((dev_is_pci(dev)) &&
139 dma_mask >= DMA_BIT_MASK(MAX_PHYS_ADDR_BITS)) {
140 set_dma_ops(dev, &dma_direct_ops);
141 set_dma_offset(dev, pci64_dma_offset);
142 }
143
144 *dev->dma_mask = dma_mask;
145 return 0;
146}
147
148static int setup_one_atmu(struct ccsr_pci __iomem *pci,
149 unsigned int index, const struct resource *res,
150 resource_size_t offset)
151{
152 resource_size_t pci_addr = res->start - offset;
153 resource_size_t phys_addr = res->start;
154 resource_size_t size = resource_size(res);
155 u32 flags = 0x80044000; /* enable & mem R/W */
156 unsigned int i;
157
158 pr_debug("PCI MEM resource start 0x%016llx, size 0x%016llx.\n",
159 (u64)res->start, (u64)size);
160
161 if (res->flags & IORESOURCE_PREFETCH)
162 flags |= 0x10000000; /* enable relaxed ordering */
163
164 for (i = 0; size > 0; i++) {
165 unsigned int bits = min_t(u32, ilog2(size),
166 __ffs(pci_addr | phys_addr));
167
168 if (index + i >= 5)
169 return -1;
170
171 out_be32(&pci->pow[index + i].potar, pci_addr >> 12);
172 out_be32(&pci->pow[index + i].potear, (u64)pci_addr >> 44);
173 out_be32(&pci->pow[index + i].powbar, phys_addr >> 12);
174 out_be32(&pci->pow[index + i].powar, flags | (bits - 1));
175
176 pci_addr += (resource_size_t)1U << bits;
177 phys_addr += (resource_size_t)1U << bits;
178 size -= (resource_size_t)1U << bits;
179 }
180
181 return i;
182}
183
184static bool is_kdump(void)
185{
186 struct device_node *node;
187
188 node = of_find_node_by_type(NULL, "memory");
189 if (!node) {
190 WARN_ON_ONCE(1);
191 return false;
192 }
193
194 return of_property_read_bool(node, "linux,usable-memory");
195}
196
197/* atmu setup for fsl pci/pcie controller */
198static void setup_pci_atmu(struct pci_controller *hose)
199{
200 struct ccsr_pci __iomem *pci = hose->private_data;
201 int i, j, n, mem_log, win_idx = 3, start_idx = 1, end_idx = 4;
202 u64 mem, sz, paddr_hi = 0;
203 u64 offset = 0, paddr_lo = ULLONG_MAX;
204 u32 pcicsrbar = 0, pcicsrbar_sz;
205 u32 piwar = PIWAR_EN | PIWAR_PF | PIWAR_TGI_LOCAL |
206 PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP;
207 const char *name = hose->dn->full_name;
208 const u64 *reg;
209 int len;
210 bool setup_inbound;
211
212 /*
213 * If this is kdump, we don't want to trigger a bunch of PCI
214 * errors by closing the window on in-flight DMA.
215 *
216 * We still run most of the function's logic so that things like
217 * hose->dma_window_size still get set.
218 */
219 setup_inbound = !is_kdump();
220
221 if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) {
222 /*
223 * BSC9132 Rev1.0 has an issue where all the PEX inbound
224 * windows have implemented the default target value as 0xf
225 * for CCSR space.In all Freescale legacy devices the target
226 * of 0xf is reserved for local memory space. 9132 Rev1.0
227 * now has local mempry space mapped to target 0x0 instead of
228 * 0xf. Hence adding a workaround to remove the target 0xf
229 * defined for memory space from Inbound window attributes.
230 */
231 piwar &= ~PIWAR_TGI_LOCAL;
232 }
233
234 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
235 if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) {
236 win_idx = 2;
237 start_idx = 0;
238 end_idx = 3;
239 }
240 }
241
242 /* Disable all windows (except powar0 since it's ignored) */
243 for(i = 1; i < 5; i++)
244 out_be32(&pci->pow[i].powar, 0);
245
246 if (setup_inbound) {
247 for (i = start_idx; i < end_idx; i++)
248 out_be32(&pci->piw[i].piwar, 0);
249 }
250
251 /* Setup outbound MEM window */
252 for(i = 0, j = 1; i < 3; i++) {
253 if (!(hose->mem_resources[i].flags & IORESOURCE_MEM))
254 continue;
255
256 paddr_lo = min(paddr_lo, (u64)hose->mem_resources[i].start);
257 paddr_hi = max(paddr_hi, (u64)hose->mem_resources[i].end);
258
259 /* We assume all memory resources have the same offset */
260 offset = hose->mem_offset[i];
261 n = setup_one_atmu(pci, j, &hose->mem_resources[i], offset);
262
263 if (n < 0 || j >= 5) {
264 pr_err("Ran out of outbound PCI ATMUs for resource %d!\n", i);
265 hose->mem_resources[i].flags |= IORESOURCE_DISABLED;
266 } else
267 j += n;
268 }
269
270 /* Setup outbound IO window */
271 if (hose->io_resource.flags & IORESOURCE_IO) {
272 if (j >= 5) {
273 pr_err("Ran out of outbound PCI ATMUs for IO resource\n");
274 } else {
275 pr_debug("PCI IO resource start 0x%016llx, size 0x%016llx, "
276 "phy base 0x%016llx.\n",
277 (u64)hose->io_resource.start,
278 (u64)resource_size(&hose->io_resource),
279 (u64)hose->io_base_phys);
280 out_be32(&pci->pow[j].potar, (hose->io_resource.start >> 12));
281 out_be32(&pci->pow[j].potear, 0);
282 out_be32(&pci->pow[j].powbar, (hose->io_base_phys >> 12));
283 /* Enable, IO R/W */
284 out_be32(&pci->pow[j].powar, 0x80088000
285 | (ilog2(hose->io_resource.end
286 - hose->io_resource.start + 1) - 1));
287 }
288 }
289
290 /* convert to pci address space */
291 paddr_hi -= offset;
292 paddr_lo -= offset;
293
294 if (paddr_hi == paddr_lo) {
295 pr_err("%s: No outbound window space\n", name);
296 return;
297 }
298
299 if (paddr_lo == 0) {
300 pr_err("%s: No space for inbound window\n", name);
301 return;
302 }
303
304 /* setup PCSRBAR/PEXCSRBAR */
305 early_write_config_dword(hose, 0, 0, PCI_BASE_ADDRESS_0, 0xffffffff);
306 early_read_config_dword(hose, 0, 0, PCI_BASE_ADDRESS_0, &pcicsrbar_sz);
307 pcicsrbar_sz = ~pcicsrbar_sz + 1;
308
309 if (paddr_hi < (0x100000000ull - pcicsrbar_sz) ||
310 (paddr_lo > 0x100000000ull))
311 pcicsrbar = 0x100000000ull - pcicsrbar_sz;
312 else
313 pcicsrbar = (paddr_lo - pcicsrbar_sz) & -pcicsrbar_sz;
314 early_write_config_dword(hose, 0, 0, PCI_BASE_ADDRESS_0, pcicsrbar);
315
316 paddr_lo = min(paddr_lo, (u64)pcicsrbar);
317
318 pr_info("%s: PCICSRBAR @ 0x%x\n", name, pcicsrbar);
319
320 /* Setup inbound mem window */
321 mem = memblock_end_of_DRAM();
322 pr_info("%s: end of DRAM %llx\n", __func__, mem);
323
324 /*
325 * The msi-address-64 property, if it exists, indicates the physical
326 * address of the MSIIR register. Normally, this register is located
327 * inside CCSR, so the ATMU that covers all of CCSR is used. But if
328 * this property exists, then we normally need to create a new ATMU
329 * for it. For now, however, we cheat. The only entity that creates
330 * this property is the Freescale hypervisor, and the address is
331 * specified in the partition configuration. Typically, the address
332 * is located in the page immediately after the end of DDR. If so, we
333 * can avoid allocating a new ATMU by extending the DDR ATMU by one
334 * page.
335 */
336 reg = of_get_property(hose->dn, "msi-address-64", &len);
337 if (reg && (len == sizeof(u64))) {
338 u64 address = be64_to_cpup(reg);
339
340 if ((address >= mem) && (address < (mem + PAGE_SIZE))) {
341 pr_info("%s: extending DDR ATMU to cover MSIIR", name);
342 mem += PAGE_SIZE;
343 } else {
344 /* TODO: Create a new ATMU for MSIIR */
345 pr_warn("%s: msi-address-64 address of %llx is "
346 "unsupported\n", name, address);
347 }
348 }
349
350 sz = min(mem, paddr_lo);
351 mem_log = ilog2(sz);
352
353 /* PCIe can overmap inbound & outbound since RX & TX are separated */
354 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
355 /* Size window to exact size if power-of-two or one size up */
356 if ((1ull << mem_log) != mem) {
357 mem_log++;
358 if ((1ull << mem_log) > mem)
359 pr_info("%s: Setting PCI inbound window "
360 "greater than memory size\n", name);
361 }
362
363 piwar |= ((mem_log - 1) & PIWAR_SZ_MASK);
364
365 if (setup_inbound) {
366 /* Setup inbound memory window */
367 out_be32(&pci->piw[win_idx].pitar, 0x00000000);
368 out_be32(&pci->piw[win_idx].piwbar, 0x00000000);
369 out_be32(&pci->piw[win_idx].piwar, piwar);
370 }
371
372 win_idx--;
373 hose->dma_window_base_cur = 0x00000000;
374 hose->dma_window_size = (resource_size_t)sz;
375
376 /*
377 * if we have >4G of memory setup second PCI inbound window to
378 * let devices that are 64-bit address capable to work w/o
379 * SWIOTLB and access the full range of memory
380 */
381 if (sz != mem) {
382 mem_log = ilog2(mem);
383
384 /* Size window up if we dont fit in exact power-of-2 */
385 if ((1ull << mem_log) != mem)
386 mem_log++;
387
388 piwar = (piwar & ~PIWAR_SZ_MASK) | (mem_log - 1);
389
390 if (setup_inbound) {
391 /* Setup inbound memory window */
392 out_be32(&pci->piw[win_idx].pitar, 0x00000000);
393 out_be32(&pci->piw[win_idx].piwbear,
394 pci64_dma_offset >> 44);
395 out_be32(&pci->piw[win_idx].piwbar,
396 pci64_dma_offset >> 12);
397 out_be32(&pci->piw[win_idx].piwar, piwar);
398 }
399
400 /*
401 * install our own dma_set_mask handler to fixup dma_ops
402 * and dma_offset
403 */
404 ppc_md.dma_set_mask = fsl_pci_dma_set_mask;
405
406 pr_info("%s: Setup 64-bit PCI DMA window\n", name);
407 }
408 } else {
409 u64 paddr = 0;
410
411 if (setup_inbound) {
412 /* Setup inbound memory window */
413 out_be32(&pci->piw[win_idx].pitar, paddr >> 12);
414 out_be32(&pci->piw[win_idx].piwbar, paddr >> 12);
415 out_be32(&pci->piw[win_idx].piwar,
416 (piwar | (mem_log - 1)));
417 }
418
419 win_idx--;
420 paddr += 1ull << mem_log;
421 sz -= 1ull << mem_log;
422
423 if (sz) {
424 mem_log = ilog2(sz);
425 piwar |= (mem_log - 1);
426
427 if (setup_inbound) {
428 out_be32(&pci->piw[win_idx].pitar,
429 paddr >> 12);
430 out_be32(&pci->piw[win_idx].piwbar,
431 paddr >> 12);
432 out_be32(&pci->piw[win_idx].piwar, piwar);
433 }
434
435 win_idx--;
436 paddr += 1ull << mem_log;
437 }
438
439 hose->dma_window_base_cur = 0x00000000;
440 hose->dma_window_size = (resource_size_t)paddr;
441 }
442
443 if (hose->dma_window_size < mem) {
444#ifdef CONFIG_SWIOTLB
445 ppc_swiotlb_enable = 1;
446#else
447 pr_err("%s: ERROR: Memory size exceeds PCI ATMU ability to "
448 "map - enable CONFIG_SWIOTLB to avoid dma errors.\n",
449 name);
450#endif
451 /* adjusting outbound windows could reclaim space in mem map */
452 if (paddr_hi < 0xffffffffull)
453 pr_warning("%s: WARNING: Outbound window cfg leaves "
454 "gaps in memory map. Adjusting the memory map "
455 "could reduce unnecessary bounce buffering.\n",
456 name);
457
458 pr_info("%s: DMA window size is 0x%llx\n", name,
459 (u64)hose->dma_window_size);
460 }
461}
462
463static void __init setup_pci_cmd(struct pci_controller *hose)
464{
465 u16 cmd;
466 int cap_x;
467
468 early_read_config_word(hose, 0, 0, PCI_COMMAND, &cmd);
469 cmd |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY
470 | PCI_COMMAND_IO;
471 early_write_config_word(hose, 0, 0, PCI_COMMAND, cmd);
472
473 cap_x = early_find_capability(hose, 0, 0, PCI_CAP_ID_PCIX);
474 if (cap_x) {
475 int pci_x_cmd = cap_x + PCI_X_CMD;
476 cmd = PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ
477 | PCI_X_CMD_ERO | PCI_X_CMD_DPERR_E;
478 early_write_config_word(hose, 0, 0, pci_x_cmd, cmd);
479 } else {
480 early_write_config_byte(hose, 0, 0, PCI_LATENCY_TIMER, 0x80);
481 }
482}
483
484void fsl_pcibios_fixup_bus(struct pci_bus *bus)
485{
486 struct pci_controller *hose = pci_bus_to_host(bus);
487 int i, is_pcie = 0, no_link;
488
489 /* The root complex bridge comes up with bogus resources,
490 * we copy the PHB ones in.
491 *
492 * With the current generic PCI code, the PHB bus no longer
493 * has bus->resource[0..4] set, so things are a bit more
494 * tricky.
495 */
496
497 if (fsl_pcie_bus_fixup)
498 is_pcie = early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP);
499 no_link = !!(hose->indirect_type & PPC_INDIRECT_TYPE_NO_PCIE_LINK);
500
501 if (bus->parent == hose->bus && (is_pcie || no_link)) {
502 for (i = 0; i < PCI_BRIDGE_RESOURCE_NUM; ++i) {
503 struct resource *res = bus->resource[i];
504 struct resource *par;
505
506 if (!res)
507 continue;
508 if (i == 0)
509 par = &hose->io_resource;
510 else if (i < 4)
511 par = &hose->mem_resources[i-1];
512 else par = NULL;
513
514 res->start = par ? par->start : 0;
515 res->end = par ? par->end : 0;
516 res->flags = par ? par->flags : 0;
517 }
518 }
519}
520
521int fsl_add_bridge(struct platform_device *pdev, int is_primary)
522{
523 int len;
524 struct pci_controller *hose;
525 struct resource rsrc;
526 const int *bus_range;
527 u8 hdr_type, progif;
528 struct device_node *dev;
529 struct ccsr_pci __iomem *pci;
530
531 dev = pdev->dev.of_node;
532
533 if (!of_device_is_available(dev)) {
534 pr_warning("%s: disabled\n", dev->full_name);
535 return -ENODEV;
536 }
537
538 pr_debug("Adding PCI host bridge %s\n", dev->full_name);
539
540 /* Fetch host bridge registers address */
541 if (of_address_to_resource(dev, 0, &rsrc)) {
542 printk(KERN_WARNING "Can't get pci register base!");
543 return -ENOMEM;
544 }
545
546 /* Get bus range if any */
547 bus_range = of_get_property(dev, "bus-range", &len);
548 if (bus_range == NULL || len < 2 * sizeof(int))
549 printk(KERN_WARNING "Can't get bus-range for %s, assume"
550 " bus 0\n", dev->full_name);
551
552 pci_add_flags(PCI_REASSIGN_ALL_BUS);
553 hose = pcibios_alloc_controller(dev);
554 if (!hose)
555 return -ENOMEM;
556
557 /* set platform device as the parent */
558 hose->parent = &pdev->dev;
559 hose->first_busno = bus_range ? bus_range[0] : 0x0;
560 hose->last_busno = bus_range ? bus_range[1] : 0xff;
561
562 pr_debug("PCI memory map start 0x%016llx, size 0x%016llx\n",
563 (u64)rsrc.start, (u64)resource_size(&rsrc));
564
565 pci = hose->private_data = ioremap(rsrc.start, resource_size(&rsrc));
566 if (!hose->private_data)
567 goto no_bridge;
568
569 setup_indirect_pci(hose, rsrc.start, rsrc.start + 0x4,
570 PPC_INDIRECT_TYPE_BIG_ENDIAN);
571
572 if (in_be32(&pci->block_rev1) < PCIE_IP_REV_3_0)
573 hose->indirect_type |= PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK;
574
575 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
576 /* use fsl_indirect_read_config for PCIe */
577 hose->ops = &fsl_indirect_pcie_ops;
578 /* For PCIE read HEADER_TYPE to identify controller mode */
579 early_read_config_byte(hose, 0, 0, PCI_HEADER_TYPE, &hdr_type);
580 if ((hdr_type & 0x7f) != PCI_HEADER_TYPE_BRIDGE)
581 goto no_bridge;
582
583 } else {
584 /* For PCI read PROG to identify controller mode */
585 early_read_config_byte(hose, 0, 0, PCI_CLASS_PROG, &progif);
586 if ((progif & 1) &&
587 !of_property_read_bool(dev, "fsl,pci-agent-force-enum"))
588 goto no_bridge;
589 }
590
591 setup_pci_cmd(hose);
592
593 /* check PCI express link status */
594 if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) {
595 hose->indirect_type |= PPC_INDIRECT_TYPE_EXT_REG |
596 PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS;
597 if (fsl_pcie_check_link(hose))
598 hose->indirect_type |= PPC_INDIRECT_TYPE_NO_PCIE_LINK;
599 }
600
601 printk(KERN_INFO "Found FSL PCI host bridge at 0x%016llx. "
602 "Firmware bus number: %d->%d\n",
603 (unsigned long long)rsrc.start, hose->first_busno,
604 hose->last_busno);
605
606 pr_debug(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
607 hose, hose->cfg_addr, hose->cfg_data);
608
609 /* Interpret the "ranges" property */
610 /* This also maps the I/O region and sets isa_io/mem_base */
611 pci_process_bridge_OF_ranges(hose, dev, is_primary);
612
613 /* Setup PEX window registers */
614 setup_pci_atmu(hose);
615
616 /* Set up controller operations */
617 setup_swiotlb_ops(hose);
618
619 return 0;
620
621no_bridge:
622 iounmap(hose->private_data);
623 /* unmap cfg_data & cfg_addr separately if not on same page */
624 if (((unsigned long)hose->cfg_data & PAGE_MASK) !=
625 ((unsigned long)hose->cfg_addr & PAGE_MASK))
626 iounmap(hose->cfg_data);
627 iounmap(hose->cfg_addr);
628 pcibios_free_controller(hose);
629 return -ENODEV;
630}
631#endif /* CONFIG_FSL_SOC_BOOKE || CONFIG_PPC_86xx */
632
633DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_FREESCALE, PCI_ANY_ID,
634 quirk_fsl_pcie_early);
635
636#if defined(CONFIG_PPC_83xx) || defined(CONFIG_PPC_MPC512x)
637struct mpc83xx_pcie_priv {
638 void __iomem *cfg_type0;
639 void __iomem *cfg_type1;
640 u32 dev_base;
641};
642
643struct pex_inbound_window {
644 u32 ar;
645 u32 tar;
646 u32 barl;
647 u32 barh;
648};
649
650/*
651 * With the convention of u-boot, the PCIE outbound window 0 serves
652 * as configuration transactions outbound.
653 */
654#define PEX_OUTWIN0_BAR 0xCA4
655#define PEX_OUTWIN0_TAL 0xCA8
656#define PEX_OUTWIN0_TAH 0xCAC
657#define PEX_RC_INWIN_BASE 0xE60
658#define PEX_RCIWARn_EN 0x1
659
660static int mpc83xx_pcie_exclude_device(struct pci_bus *bus, unsigned int devfn)
661{
662 struct pci_controller *hose = pci_bus_to_host(bus);
663
664 if (hose->indirect_type & PPC_INDIRECT_TYPE_NO_PCIE_LINK)
665 return PCIBIOS_DEVICE_NOT_FOUND;
666 /*
667 * Workaround for the HW bug: for Type 0 configure transactions the
668 * PCI-E controller does not check the device number bits and just
669 * assumes that the device number bits are 0.
670 */
671 if (bus->number == hose->first_busno ||
672 bus->primary == hose->first_busno) {
673 if (devfn & 0xf8)
674 return PCIBIOS_DEVICE_NOT_FOUND;
675 }
676
677 if (ppc_md.pci_exclude_device) {
678 if (ppc_md.pci_exclude_device(hose, bus->number, devfn))
679 return PCIBIOS_DEVICE_NOT_FOUND;
680 }
681
682 return PCIBIOS_SUCCESSFUL;
683}
684
685static void __iomem *mpc83xx_pcie_remap_cfg(struct pci_bus *bus,
686 unsigned int devfn, int offset)
687{
688 struct pci_controller *hose = pci_bus_to_host(bus);
689 struct mpc83xx_pcie_priv *pcie = hose->dn->data;
690 u32 dev_base = bus->number << 24 | devfn << 16;
691 int ret;
692
693 ret = mpc83xx_pcie_exclude_device(bus, devfn);
694 if (ret)
695 return NULL;
696
697 offset &= 0xfff;
698
699 /* Type 0 */
700 if (bus->number == hose->first_busno)
701 return pcie->cfg_type0 + offset;
702
703 if (pcie->dev_base == dev_base)
704 goto mapped;
705
706 out_le32(pcie->cfg_type0 + PEX_OUTWIN0_TAL, dev_base);
707
708 pcie->dev_base = dev_base;
709mapped:
710 return pcie->cfg_type1 + offset;
711}
712
713static int mpc83xx_pcie_write_config(struct pci_bus *bus, unsigned int devfn,
714 int offset, int len, u32 val)
715{
716 struct pci_controller *hose = pci_bus_to_host(bus);
717
718 /* PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS */
719 if (offset == PCI_PRIMARY_BUS && bus->number == hose->first_busno)
720 val &= 0xffffff00;
721
722 return pci_generic_config_write(bus, devfn, offset, len, val);
723}
724
725static struct pci_ops mpc83xx_pcie_ops = {
726 .map_bus = mpc83xx_pcie_remap_cfg,
727 .read = pci_generic_config_read,
728 .write = mpc83xx_pcie_write_config,
729};
730
731static int __init mpc83xx_pcie_setup(struct pci_controller *hose,
732 struct resource *reg)
733{
734 struct mpc83xx_pcie_priv *pcie;
735 u32 cfg_bar;
736 int ret = -ENOMEM;
737
738 pcie = zalloc_maybe_bootmem(sizeof(*pcie), GFP_KERNEL);
739 if (!pcie)
740 return ret;
741
742 pcie->cfg_type0 = ioremap(reg->start, resource_size(reg));
743 if (!pcie->cfg_type0)
744 goto err0;
745
746 cfg_bar = in_le32(pcie->cfg_type0 + PEX_OUTWIN0_BAR);
747 if (!cfg_bar) {
748 /* PCI-E isn't configured. */
749 ret = -ENODEV;
750 goto err1;
751 }
752
753 pcie->cfg_type1 = ioremap(cfg_bar, 0x1000);
754 if (!pcie->cfg_type1)
755 goto err1;
756
757 WARN_ON(hose->dn->data);
758 hose->dn->data = pcie;
759 hose->ops = &mpc83xx_pcie_ops;
760 hose->indirect_type |= PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK;
761
762 out_le32(pcie->cfg_type0 + PEX_OUTWIN0_TAH, 0);
763 out_le32(pcie->cfg_type0 + PEX_OUTWIN0_TAL, 0);
764
765 if (fsl_pcie_check_link(hose))
766 hose->indirect_type |= PPC_INDIRECT_TYPE_NO_PCIE_LINK;
767
768 return 0;
769err1:
770 iounmap(pcie->cfg_type0);
771err0:
772 kfree(pcie);
773 return ret;
774
775}
776
777int __init mpc83xx_add_bridge(struct device_node *dev)
778{
779 int ret;
780 int len;
781 struct pci_controller *hose;
782 struct resource rsrc_reg;
783 struct resource rsrc_cfg;
784 const int *bus_range;
785 int primary;
786
787 is_mpc83xx_pci = 1;
788
789 if (!of_device_is_available(dev)) {
790 pr_warning("%s: disabled by the firmware.\n",
791 dev->full_name);
792 return -ENODEV;
793 }
794 pr_debug("Adding PCI host bridge %s\n", dev->full_name);
795
796 /* Fetch host bridge registers address */
797 if (of_address_to_resource(dev, 0, &rsrc_reg)) {
798 printk(KERN_WARNING "Can't get pci register base!\n");
799 return -ENOMEM;
800 }
801
802 memset(&rsrc_cfg, 0, sizeof(rsrc_cfg));
803
804 if (of_address_to_resource(dev, 1, &rsrc_cfg)) {
805 printk(KERN_WARNING
806 "No pci config register base in dev tree, "
807 "using default\n");
808 /*
809 * MPC83xx supports up to two host controllers
810 * one at 0x8500 has config space registers at 0x8300
811 * one at 0x8600 has config space registers at 0x8380
812 */
813 if ((rsrc_reg.start & 0xfffff) == 0x8500)
814 rsrc_cfg.start = (rsrc_reg.start & 0xfff00000) + 0x8300;
815 else if ((rsrc_reg.start & 0xfffff) == 0x8600)
816 rsrc_cfg.start = (rsrc_reg.start & 0xfff00000) + 0x8380;
817 }
818 /*
819 * Controller at offset 0x8500 is primary
820 */
821 if ((rsrc_reg.start & 0xfffff) == 0x8500)
822 primary = 1;
823 else
824 primary = 0;
825
826 /* Get bus range if any */
827 bus_range = of_get_property(dev, "bus-range", &len);
828 if (bus_range == NULL || len < 2 * sizeof(int)) {
829 printk(KERN_WARNING "Can't get bus-range for %s, assume"
830 " bus 0\n", dev->full_name);
831 }
832
833 pci_add_flags(PCI_REASSIGN_ALL_BUS);
834 hose = pcibios_alloc_controller(dev);
835 if (!hose)
836 return -ENOMEM;
837
838 hose->first_busno = bus_range ? bus_range[0] : 0;
839 hose->last_busno = bus_range ? bus_range[1] : 0xff;
840
841 if (of_device_is_compatible(dev, "fsl,mpc8314-pcie")) {
842 ret = mpc83xx_pcie_setup(hose, &rsrc_reg);
843 if (ret)
844 goto err0;
845 } else {
846 setup_indirect_pci(hose, rsrc_cfg.start,
847 rsrc_cfg.start + 4, 0);
848 }
849
850 printk(KERN_INFO "Found FSL PCI host bridge at 0x%016llx. "
851 "Firmware bus number: %d->%d\n",
852 (unsigned long long)rsrc_reg.start, hose->first_busno,
853 hose->last_busno);
854
855 pr_debug(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
856 hose, hose->cfg_addr, hose->cfg_data);
857
858 /* Interpret the "ranges" property */
859 /* This also maps the I/O region and sets isa_io/mem_base */
860 pci_process_bridge_OF_ranges(hose, dev, primary);
861
862 return 0;
863err0:
864 pcibios_free_controller(hose);
865 return ret;
866}
867#endif /* CONFIG_PPC_83xx */
868
869u64 fsl_pci_immrbar_base(struct pci_controller *hose)
870{
871#ifdef CONFIG_PPC_83xx
872 if (is_mpc83xx_pci) {
873 struct mpc83xx_pcie_priv *pcie = hose->dn->data;
874 struct pex_inbound_window *in;
875 int i;
876
877 /* Walk the Root Complex Inbound windows to match IMMR base */
878 in = pcie->cfg_type0 + PEX_RC_INWIN_BASE;
879 for (i = 0; i < 4; i++) {
880 /* not enabled, skip */
881 if (!(in_le32(&in[i].ar) & PEX_RCIWARn_EN))
882 continue;
883
884 if (get_immrbase() == in_le32(&in[i].tar))
885 return (u64)in_le32(&in[i].barh) << 32 |
886 in_le32(&in[i].barl);
887 }
888
889 printk(KERN_WARNING "could not find PCI BAR matching IMMR\n");
890 }
891#endif
892
893#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)
894 if (!is_mpc83xx_pci) {
895 u32 base;
896
897 pci_bus_read_config_dword(hose->bus,
898 PCI_DEVFN(0, 0), PCI_BASE_ADDRESS_0, &base);
899
900 /*
901 * For PEXCSRBAR, bit 3-0 indicate prefetchable and
902 * address type. So when getting base address, these
903 * bits should be masked
904 */
905 base &= PCI_BASE_ADDRESS_MEM_MASK;
906
907 return base;
908 }
909#endif
910
911 return 0;
912}
913
914#ifdef CONFIG_E500
915static int mcheck_handle_load(struct pt_regs *regs, u32 inst)
916{
917 unsigned int rd, ra, rb, d;
918
919 rd = get_rt(inst);
920 ra = get_ra(inst);
921 rb = get_rb(inst);
922 d = get_d(inst);
923
924 switch (get_op(inst)) {
925 case 31:
926 switch (get_xop(inst)) {
927 case OP_31_XOP_LWZX:
928 case OP_31_XOP_LWBRX:
929 regs->gpr[rd] = 0xffffffff;
930 break;
931
932 case OP_31_XOP_LWZUX:
933 regs->gpr[rd] = 0xffffffff;
934 regs->gpr[ra] += regs->gpr[rb];
935 break;
936
937 case OP_31_XOP_LBZX:
938 regs->gpr[rd] = 0xff;
939 break;
940
941 case OP_31_XOP_LBZUX:
942 regs->gpr[rd] = 0xff;
943 regs->gpr[ra] += regs->gpr[rb];
944 break;
945
946 case OP_31_XOP_LHZX:
947 case OP_31_XOP_LHBRX:
948 regs->gpr[rd] = 0xffff;
949 break;
950
951 case OP_31_XOP_LHZUX:
952 regs->gpr[rd] = 0xffff;
953 regs->gpr[ra] += regs->gpr[rb];
954 break;
955
956 case OP_31_XOP_LHAX:
957 regs->gpr[rd] = ~0UL;
958 break;
959
960 case OP_31_XOP_LHAUX:
961 regs->gpr[rd] = ~0UL;
962 regs->gpr[ra] += regs->gpr[rb];
963 break;
964
965 default:
966 return 0;
967 }
968 break;
969
970 case OP_LWZ:
971 regs->gpr[rd] = 0xffffffff;
972 break;
973
974 case OP_LWZU:
975 regs->gpr[rd] = 0xffffffff;
976 regs->gpr[ra] += (s16)d;
977 break;
978
979 case OP_LBZ:
980 regs->gpr[rd] = 0xff;
981 break;
982
983 case OP_LBZU:
984 regs->gpr[rd] = 0xff;
985 regs->gpr[ra] += (s16)d;
986 break;
987
988 case OP_LHZ:
989 regs->gpr[rd] = 0xffff;
990 break;
991
992 case OP_LHZU:
993 regs->gpr[rd] = 0xffff;
994 regs->gpr[ra] += (s16)d;
995 break;
996
997 case OP_LHA:
998 regs->gpr[rd] = ~0UL;
999 break;
1000
1001 case OP_LHAU:
1002 regs->gpr[rd] = ~0UL;
1003 regs->gpr[ra] += (s16)d;
1004 break;
1005
1006 default:
1007 return 0;
1008 }
1009
1010 return 1;
1011}
1012
1013static int is_in_pci_mem_space(phys_addr_t addr)
1014{
1015 struct pci_controller *hose;
1016 struct resource *res;
1017 int i;
1018
1019 list_for_each_entry(hose, &hose_list, list_node) {
1020 if (!(hose->indirect_type & PPC_INDIRECT_TYPE_EXT_REG))
1021 continue;
1022
1023 for (i = 0; i < 3; i++) {
1024 res = &hose->mem_resources[i];
1025 if ((res->flags & IORESOURCE_MEM) &&
1026 addr >= res->start && addr <= res->end)
1027 return 1;
1028 }
1029 }
1030 return 0;
1031}
1032
1033int fsl_pci_mcheck_exception(struct pt_regs *regs)
1034{
1035 u32 inst;
1036 int ret;
1037 phys_addr_t addr = 0;
1038
1039 /* Let KVM/QEMU deal with the exception */
1040 if (regs->msr & MSR_GS)
1041 return 0;
1042
1043#ifdef CONFIG_PHYS_64BIT
1044 addr = mfspr(SPRN_MCARU);
1045 addr <<= 32;
1046#endif
1047 addr += mfspr(SPRN_MCAR);
1048
1049 if (is_in_pci_mem_space(addr)) {
1050 if (user_mode(regs)) {
1051 pagefault_disable();
1052 ret = get_user(regs->nip, &inst);
1053 pagefault_enable();
1054 } else {
1055 ret = probe_kernel_address((void *)regs->nip, inst);
1056 }
1057
1058 if (!ret && mcheck_handle_load(regs, inst)) {
1059 regs->nip += 4;
1060 return 1;
1061 }
1062 }
1063
1064 return 0;
1065}
1066#endif
1067
1068#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)
1069static const struct of_device_id pci_ids[] = {
1070 { .compatible = "fsl,mpc8540-pci", },
1071 { .compatible = "fsl,mpc8548-pcie", },
1072 { .compatible = "fsl,mpc8610-pci", },
1073 { .compatible = "fsl,mpc8641-pcie", },
1074 { .compatible = "fsl,qoriq-pcie", },
1075 { .compatible = "fsl,qoriq-pcie-v2.1", },
1076 { .compatible = "fsl,qoriq-pcie-v2.2", },
1077 { .compatible = "fsl,qoriq-pcie-v2.3", },
1078 { .compatible = "fsl,qoriq-pcie-v2.4", },
1079 { .compatible = "fsl,qoriq-pcie-v3.0", },
1080
1081 /*
1082 * The following entries are for compatibility with older device
1083 * trees.
1084 */
1085 { .compatible = "fsl,p1022-pcie", },
1086 { .compatible = "fsl,p4080-pcie", },
1087
1088 {},
1089};
1090
1091struct device_node *fsl_pci_primary;
1092
1093void fsl_pci_assign_primary(void)
1094{
1095 struct device_node *np;
1096
1097 /* Callers can specify the primary bus using other means. */
1098 if (fsl_pci_primary)
1099 return;
1100
1101 /* If a PCI host bridge contains an ISA node, it's primary. */
1102 np = of_find_node_by_type(NULL, "isa");
1103 while ((fsl_pci_primary = of_get_parent(np))) {
1104 of_node_put(np);
1105 np = fsl_pci_primary;
1106
1107 if (of_match_node(pci_ids, np) && of_device_is_available(np))
1108 return;
1109 }
1110
1111 /*
1112 * If there's no PCI host bridge with ISA, arbitrarily
1113 * designate one as primary. This can go away once
1114 * various bugs with primary-less systems are fixed.
1115 */
1116 for_each_matching_node(np, pci_ids) {
1117 if (of_device_is_available(np)) {
1118 fsl_pci_primary = np;
1119 of_node_put(np);
1120 return;
1121 }
1122 }
1123}
1124
1125#ifdef CONFIG_PM_SLEEP
1126static irqreturn_t fsl_pci_pme_handle(int irq, void *dev_id)
1127{
1128 struct pci_controller *hose = dev_id;
1129 struct ccsr_pci __iomem *pci = hose->private_data;
1130 u32 dr;
1131
1132 dr = in_be32(&pci->pex_pme_mes_dr);
1133 if (!dr)
1134 return IRQ_NONE;
1135
1136 out_be32(&pci->pex_pme_mes_dr, dr);
1137
1138 return IRQ_HANDLED;
1139}
1140
1141static int fsl_pci_pme_probe(struct pci_controller *hose)
1142{
1143 struct ccsr_pci __iomem *pci;
1144 struct pci_dev *dev;
1145 int pme_irq;
1146 int res;
1147 u16 pms;
1148
1149 /* Get hose's pci_dev */
1150 dev = list_first_entry(&hose->bus->devices, typeof(*dev), bus_list);
1151
1152 /* PME Disable */
1153 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pms);
1154 pms &= ~PCI_PM_CTRL_PME_ENABLE;
1155 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pms);
1156
1157 pme_irq = irq_of_parse_and_map(hose->dn, 0);
1158 if (!pme_irq) {
1159 dev_err(&dev->dev, "Failed to map PME interrupt.\n");
1160
1161 return -ENXIO;
1162 }
1163
1164 res = devm_request_irq(hose->parent, pme_irq,
1165 fsl_pci_pme_handle,
1166 IRQF_SHARED,
1167 "[PCI] PME", hose);
1168 if (res < 0) {
1169 dev_err(&dev->dev, "Unable to request irq %d for PME\n", pme_irq);
1170 irq_dispose_mapping(pme_irq);
1171
1172 return -ENODEV;
1173 }
1174
1175 pci = hose->private_data;
1176
1177 /* Enable PTOD, ENL23D & EXL23D */
1178 clrbits32(&pci->pex_pme_mes_disr,
1179 PME_DISR_EN_PTOD | PME_DISR_EN_ENL23D | PME_DISR_EN_EXL23D);
1180
1181 out_be32(&pci->pex_pme_mes_ier, 0);
1182 setbits32(&pci->pex_pme_mes_ier,
1183 PME_DISR_EN_PTOD | PME_DISR_EN_ENL23D | PME_DISR_EN_EXL23D);
1184
1185 /* PME Enable */
1186 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pms);
1187 pms |= PCI_PM_CTRL_PME_ENABLE;
1188 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pms);
1189
1190 return 0;
1191}
1192
1193static void send_pme_turnoff_message(struct pci_controller *hose)
1194{
1195 struct ccsr_pci __iomem *pci = hose->private_data;
1196 u32 dr;
1197 int i;
1198
1199 /* Send PME_Turn_Off Message Request */
1200 setbits32(&pci->pex_pmcr, PEX_PMCR_PTOMR);
1201
1202 /* Wait trun off done */
1203 for (i = 0; i < 150; i++) {
1204 dr = in_be32(&pci->pex_pme_mes_dr);
1205 if (dr) {
1206 out_be32(&pci->pex_pme_mes_dr, dr);
1207 break;
1208 }
1209
1210 udelay(1000);
1211 }
1212}
1213
1214static void fsl_pci_syscore_do_suspend(struct pci_controller *hose)
1215{
1216 send_pme_turnoff_message(hose);
1217}
1218
1219static int fsl_pci_syscore_suspend(void)
1220{
1221 struct pci_controller *hose, *tmp;
1222
1223 list_for_each_entry_safe(hose, tmp, &hose_list, list_node)
1224 fsl_pci_syscore_do_suspend(hose);
1225
1226 return 0;
1227}
1228
1229static void fsl_pci_syscore_do_resume(struct pci_controller *hose)
1230{
1231 struct ccsr_pci __iomem *pci = hose->private_data;
1232 u32 dr;
1233 int i;
1234
1235 /* Send Exit L2 State Message */
1236 setbits32(&pci->pex_pmcr, PEX_PMCR_EXL2S);
1237
1238 /* Wait exit done */
1239 for (i = 0; i < 150; i++) {
1240 dr = in_be32(&pci->pex_pme_mes_dr);
1241 if (dr) {
1242 out_be32(&pci->pex_pme_mes_dr, dr);
1243 break;
1244 }
1245
1246 udelay(1000);
1247 }
1248
1249 setup_pci_atmu(hose);
1250}
1251
1252static void fsl_pci_syscore_resume(void)
1253{
1254 struct pci_controller *hose, *tmp;
1255
1256 list_for_each_entry_safe(hose, tmp, &hose_list, list_node)
1257 fsl_pci_syscore_do_resume(hose);
1258}
1259
1260static struct syscore_ops pci_syscore_pm_ops = {
1261 .suspend = fsl_pci_syscore_suspend,
1262 .resume = fsl_pci_syscore_resume,
1263};
1264#endif
1265
1266void fsl_pcibios_fixup_phb(struct pci_controller *phb)
1267{
1268#ifdef CONFIG_PM_SLEEP
1269 fsl_pci_pme_probe(phb);
1270#endif
1271}
1272
1273static int add_err_dev(struct platform_device *pdev)
1274{
1275 struct platform_device *errdev;
1276 struct mpc85xx_edac_pci_plat_data pd = {
1277 .of_node = pdev->dev.of_node
1278 };
1279
1280 errdev = platform_device_register_resndata(&pdev->dev,
1281 "mpc85xx-pci-edac",
1282 PLATFORM_DEVID_AUTO,
1283 pdev->resource,
1284 pdev->num_resources,
1285 &pd, sizeof(pd));
1286 if (IS_ERR(errdev))
1287 return PTR_ERR(errdev);
1288
1289 return 0;
1290}
1291
1292static int fsl_pci_probe(struct platform_device *pdev)
1293{
1294 struct device_node *node;
1295 int ret;
1296
1297 node = pdev->dev.of_node;
1298 ret = fsl_add_bridge(pdev, fsl_pci_primary == node);
1299 if (ret)
1300 return ret;
1301
1302 ret = add_err_dev(pdev);
1303 if (ret)
1304 dev_err(&pdev->dev, "couldn't register error device: %d\n",
1305 ret);
1306
1307 return 0;
1308}
1309
1310static struct platform_driver fsl_pci_driver = {
1311 .driver = {
1312 .name = "fsl-pci",
1313 .of_match_table = pci_ids,
1314 },
1315 .probe = fsl_pci_probe,
1316};
1317
1318static int __init fsl_pci_init(void)
1319{
1320#ifdef CONFIG_PM_SLEEP
1321 register_syscore_ops(&pci_syscore_pm_ops);
1322#endif
1323 return platform_driver_register(&fsl_pci_driver);
1324}
1325arch_initcall(fsl_pci_init);
1326#endif