Loading...
1/*
2 * Based on arch/arm/include/asm/exception.h
3 *
4 * Copyright (C) 2012 ARM Ltd.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program. If not, see <http://www.gnu.org/licenses/>.
17 */
18#ifndef __ASM_EXCEPTION_H
19#define __ASM_EXCEPTION_H
20
21#include <linux/interrupt.h>
22
23#define __exception __attribute__((section(".exception.text")))
24#ifdef CONFIG_FUNCTION_GRAPH_TRACER
25#define __exception_irq_entry __irq_entry
26#else
27#define __exception_irq_entry __exception
28#endif
29
30#endif /* __ASM_EXCEPTION_H */
1/*
2 * Based on arch/arm/include/asm/exception.h
3 *
4 * Copyright (C) 2012 ARM Ltd.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program. If not, see <http://www.gnu.org/licenses/>.
17 */
18#ifndef __ASM_EXCEPTION_H
19#define __ASM_EXCEPTION_H
20
21#include <asm/esr.h>
22
23#include <linux/interrupt.h>
24
25#define __exception __attribute__((section(".exception.text")))
26#ifdef CONFIG_FUNCTION_GRAPH_TRACER
27#define __exception_irq_entry __irq_entry
28#else
29#define __exception_irq_entry __exception
30#endif
31
32static inline u32 disr_to_esr(u64 disr)
33{
34 unsigned int esr = ESR_ELx_EC_SERROR << ESR_ELx_EC_SHIFT;
35
36 if ((disr & DISR_EL1_IDS) == 0)
37 esr |= (disr & DISR_EL1_ESR_MASK);
38 else
39 esr |= (disr & ESR_ELx_ISS_MASK);
40
41 return esr;
42}
43
44#endif /* __ASM_EXCEPTION_H */