Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 | /* * falc.h Description of the Siemens FALC T1/E1 framer. * * Author: Ivan Passos <ivan@cyclades.com> * * Copyright: (c) 2000-2001 Cyclades Corp. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. * * $Log: falc-lh.h,v $ * Revision 3.1 2001/06/15 12:41:10 regina * upping major version number * * Revision 1.1.1.1 2001/06/13 20:24:47 daniela * PC300 initial CVS version (3.4.0-pre1) * * Revision 1.1 2000/05/15 ivan * Included DJA bits for the LIM2 register. * * Revision 1.0 2000/02/22 ivan * Initial version. * */ #ifndef _FALC_LH_H #define _FALC_LH_H #define NUM_OF_T1_CHANNELS 24 #define NUM_OF_E1_CHANNELS 32 /*>>>>>>>>>>>>>>>>> FALC Register Bits (Transmit Mode) <<<<<<<<<<<<<<<<<<< */ /* CMDR (Command Register) ---------------- E1 & T1 ------------------------------ */ #define CMDR_RMC 0x80 #define CMDR_RRES 0x40 #define CMDR_XREP 0x20 #define CMDR_XRES 0x10 #define CMDR_XHF 0x08 #define CMDR_XTF 0x04 #define CMDR_XME 0x02 #define CMDR_SRES 0x01 /* MODE (Mode Register) ----------------- E1 & T1 ----------------------------- */ #define MODE_MDS2 0x80 #define MODE_MDS1 0x40 #define MODE_MDS0 0x20 #define MODE_BRAC 0x10 #define MODE_HRAC 0x08 /* IPC (Interrupt Port Configuration) ----------------- E1 & T1 ----------------------------- */ #define IPC_VIS 0x80 #define IPC_SCI 0x04 #define IPC_IC1 0x02 #define IPC_IC0 0x01 /* CCR1 (Common Configuration Register 1) ----------------- E1 & T1 ----------------------------- */ #define CCR1_SFLG 0x80 #define CCR1_XTS16RA 0x40 #define CCR1_BRM 0x40 #define CCR1_CASSYM 0x20 #define CCR1_EDLX 0x20 #define CCR1_EITS 0x10 #define CCR1_ITF 0x08 #define CCR1_RFT1 0x02 #define CCR1_RFT0 0x01 /* CCR3 (Common Configuration Register 3) ---------------- E1 & T1 ------------------------------ */ #define CCR3_PRE1 0x80 #define CCR3_PRE0 0x40 #define CCR3_EPT 0x20 #define CCR3_RADD 0x10 #define CCR3_RCRC 0x04 #define CCR3_XCRC 0x02 /* RTR1-4 (Receive Timeslot Register 1-4) ---------------- E1 & T1 ------------------------------ */ #define RTR1_TS0 0x80 #define RTR1_TS1 0x40 #define RTR1_TS2 0x20 #define RTR1_TS3 0x10 #define RTR1_TS4 0x08 #define RTR1_TS5 0x04 #define RTR1_TS6 0x02 #define RTR1_TS7 0x01 #define RTR2_TS8 0x80 #define RTR2_TS9 0x40 #define RTR2_TS10 0x20 #define RTR2_TS11 0x10 #define RTR2_TS12 0x08 #define RTR2_TS13 0x04 #define RTR2_TS14 0x02 #define RTR2_TS15 0x01 #define RTR3_TS16 0x80 #define RTR3_TS17 0x40 #define RTR3_TS18 0x20 #define RTR3_TS19 0x10 #define RTR3_TS20 0x08 #define RTR3_TS21 0x04 #define RTR3_TS22 0x02 #define RTR3_TS23 0x01 #define RTR4_TS24 0x80 #define RTR4_TS25 0x40 #define RTR4_TS26 0x20 #define RTR4_TS27 0x10 #define RTR4_TS28 0x08 #define RTR4_TS29 0x04 #define RTR4_TS30 0x02 #define RTR4_TS31 0x01 /* TTR1-4 (Transmit Timeslot Register 1-4) ---------------- E1 & T1 ------------------------------ */ #define TTR1_TS0 0x80 #define TTR1_TS1 0x40 #define TTR1_TS2 0x20 #define TTR1_TS3 0x10 #define TTR1_TS4 0x08 #define TTR1_TS5 0x04 #define TTR1_TS6 0x02 #define TTR1_TS7 0x01 #define TTR2_TS8 0x80 #define TTR2_TS9 0x40 #define TTR2_TS10 0x20 #define TTR2_TS11 0x10 #define TTR2_TS12 0x08 #define TTR2_TS13 0x04 #define TTR2_TS14 0x02 #define TTR2_TS15 0x01 #define TTR3_TS16 0x80 #define TTR3_TS17 0x40 #define TTR3_TS18 0x20 #define TTR3_TS19 0x10 #define TTR3_TS20 0x08 #define TTR3_TS21 0x04 #define TTR3_TS22 0x02 #define TTR3_TS23 0x01 #define TTR4_TS24 0x80 #define TTR4_TS25 0x40 #define TTR4_TS26 0x20 #define TTR4_TS27 0x10 #define TTR4_TS28 0x08 #define TTR4_TS29 0x04 #define TTR4_TS30 0x02 #define TTR4_TS31 0x01 /* IMR0-4 (Interrupt Mask Register 0-4) ----------------- E1 & T1 ----------------------------- */ #define IMR0_RME 0x80 #define IMR0_RFS 0x40 #define IMR0_T8MS 0x20 #define IMR0_ISF 0x20 #define IMR0_RMB 0x10 #define IMR0_CASC 0x08 #define IMR0_RSC 0x08 #define IMR0_CRC6 0x04 #define IMR0_CRC4 0x04 #define IMR0_PDEN 0x02 #define IMR0_RPF 0x01 #define IMR1_CASE 0x80 #define IMR1_RDO 0x40 #define IMR1_ALLS 0x20 #define IMR1_XDU 0x10 #define IMR1_XMB 0x08 #define IMR1_XLSC 0x02 #define IMR1_XPR 0x01 #define IMR1_LLBSC 0x80 #define IMR2_FAR 0x80 #define IMR2_LFA 0x40 #define IMR2_MFAR 0x20 #define IMR2_T400MS 0x10 #define IMR2_LMFA 0x10 #define IMR2_AIS 0x08 #define IMR2_LOS 0x04 #define IMR2_RAR 0x02 #define IMR2_RA 0x01 #define IMR3_ES 0x80 #define IMR3_SEC 0x40 #define IMR3_LMFA16 0x20 #define IMR3_AIS16 0x10 #define IMR3_RA16 0x08 #define IMR3_API 0x04 #define IMR3_XSLP 0x20 #define IMR3_XSLN 0x10 #define IMR3_LLBSC 0x08 #define IMR3_XRS 0x04 #define IMR3_SLN 0x02 #define IMR3_SLP 0x01 #define IMR4_LFA 0x80 #define IMR4_FER 0x40 #define IMR4_CER 0x20 #define IMR4_AIS 0x10 #define IMR4_LOS 0x08 #define IMR4_CVE 0x04 #define IMR4_SLIP 0x02 #define IMR4_EBE 0x01 /* FMR0-5 for E1 and T1 (Framer Mode Register ) */ #define FMR0_XC1 0x80 #define FMR0_XC0 0x40 #define FMR0_RC1 0x20 #define FMR0_RC0 0x10 #define FMR0_EXTD 0x08 #define FMR0_ALM 0x04 #define E1_FMR0_FRS 0x02 #define T1_FMR0_FRS 0x08 #define FMR0_SRAF 0x04 #define FMR0_EXLS 0x02 #define FMR0_SIM 0x01 #define FMR1_MFCS 0x80 #define FMR1_AFR 0x40 #define FMR1_ENSA 0x20 #define FMR1_CTM 0x80 #define FMR1_SIGM 0x40 #define FMR1_EDL 0x20 #define FMR1_PMOD 0x10 #define FMR1_XFS 0x08 #define FMR1_CRC 0x08 #define FMR1_ECM 0x04 #define FMR1_IMOD 0x02 #define FMR1_XAIS 0x01 #define FMR2_RFS1 0x80 #define FMR2_RFS0 0x40 #define FMR2_MCSP 0x40 #define FMR2_RTM 0x20 #define FMR2_SSP 0x20 #define FMR2_DAIS 0x10 #define FMR2_SAIS 0x08 #define FMR2_PLB 0x04 #define FMR2_AXRA 0x02 #define FMR2_ALMF 0x01 #define FMR2_EXZE 0x01 #define LOOP_RTM 0x40 #define LOOP_SFM 0x40 #define LOOP_ECLB 0x20 #define LOOP_CLA 0x1f /*--------------------- E1 ----------------------------*/ #define FMR3_XLD 0x20 #define FMR3_XLU 0x10 /*--------------------- T1 ----------------------------*/ #define FMR4_AIS3 0x80 #define FMR4_TM 0x40 #define FMR4_XRA 0x20 #define FMR4_SSC1 0x10 #define FMR4_SSC0 0x08 #define FMR4_AUTO 0x04 #define FMR4_FM1 0x02 #define FMR4_FM0 0x01 #define FMR5_SRS 0x80 #define FMR5_EIBR 0x40 #define FMR5_XLD 0x20 #define FMR5_XLU 0x10 /* LOOP (Channel Loop Back) ------------------ E1 & T1 ---------------------------- */ #define LOOP_SFM 0x40 #define LOOP_ECLB 0x20 #define LOOP_CLA4 0x10 #define LOOP_CLA3 0x08 #define LOOP_CLA2 0x04 #define LOOP_CLA1 0x02 #define LOOP_CLA0 0x01 /* XSW (Transmit Service Word Pulseframe) ------------------- E1 --------------------------- */ #define XSW_XSIS 0x80 #define XSW_XTM 0x40 #define XSW_XRA 0x20 #define XSW_XY0 0x10 #define XSW_XY1 0x08 #define XSW_XY2 0x04 #define XSW_XY3 0x02 #define XSW_XY4 0x01 /* XSP (Transmit Spare Bits) ------------------- E1 --------------------------- */ #define XSP_XAP 0x80 #define XSP_CASEN 0x40 #define XSP_TT0 0x20 #define XSP_EBP 0x10 #define XSP_AXS 0x08 #define XSP_XSIF 0x04 #define XSP_XS13 0x02 #define XSP_XS15 0x01 /* XC0/1 (Transmit Control 0/1) ------------------ E1 & T1 ---------------------------- */ #define XC0_SA8E 0x80 #define XC0_SA7E 0x40 #define XC0_SA6E 0x20 #define XC0_SA5E 0x10 #define XC0_SA4E 0x08 #define XC0_BRM 0x80 #define XC0_MFBS 0x40 #define XC0_SFRZ 0x10 #define XC0_XCO2 0x04 #define XC0_XCO1 0x02 #define XC0_XCO0 0x01 #define XC1_XTO5 0x20 #define XC1_XTO4 0x10 #define XC1_XTO3 0x08 #define XC1_XTO2 0x04 #define XC1_XTO1 0x02 #define XC1_XTO0 0x01 /* RC0/1 (Receive Control 0/1) ------------------ E1 & T1 ---------------------------- */ #define RC0_SICS 0x40 #define RC0_CRCI 0x20 #define RC0_XCRCI 0x10 #define RC0_RDIS 0x08 #define RC0_RCO2 0x04 #define RC0_RCO1 0x02 #define RC0_RCO0 0x01 #define RC1_SWD 0x80 #define RC1_ASY4 0x40 #define RC1_RRAM 0x40 #define RC1_RTO5 0x20 #define RC1_RTO4 0x10 #define RC1_RTO3 0x08 #define RC1_RTO2 0x04 #define RC1_RTO1 0x02 #define RC1_RTO0 0x01 /* XPM0-2 (Transmit Pulse Mask 0-2) --------------------- E1 & T1 ------------------------- */ #define XPM0_XP12 0x80 #define XPM0_XP11 0x40 #define XPM0_XP10 0x20 #define XPM0_XP04 0x10 #define XPM0_XP03 0x08 #define XPM0_XP02 0x04 #define XPM0_XP01 0x02 #define XPM0_XP00 0x01 #define XPM1_XP30 0x80 #define XPM1_XP24 0x40 #define XPM1_XP23 0x20 #define XPM1_XP22 0x10 #define XPM1_XP21 0x08 #define XPM1_XP20 0x04 #define XPM1_XP14 0x02 #define XPM1_XP13 0x01 #define XPM2_XLHP 0x80 #define XPM2_XLT 0x40 #define XPM2_DAXLT 0x20 #define XPM2_XP34 0x08 #define XPM2_XP33 0x04 #define XPM2_XP32 0x02 #define XPM2_XP31 0x01 /* TSWM (Transparent Service Word Mask) ------------------ E1 ---------------------------- */ #define TSWM_TSIS 0x80 #define TSWM_TSIF 0x40 #define TSWM_TRA 0x20 #define TSWM_TSA4 0x10 #define TSWM_TSA5 0x08 #define TSWM_TSA6 0x04 #define TSWM_TSA7 0x02 #define TSWM_TSA8 0x01 /* IDLE <Idle Channel Code Register> ------------------ E1 & T1 ----------------------- */ #define IDLE_IDL7 0x80 #define IDLE_IDL6 0x40 #define IDLE_IDL5 0x20 #define IDLE_IDL4 0x10 #define IDLE_IDL3 0x08 #define IDLE_IDL2 0x04 #define IDLE_IDL1 0x02 #define IDLE_IDL0 0x01 /* XSA4-8 <Transmit SA4-8 Register(Read/Write) > -------------------E1 ----------------------------- */ #define XSA4_XS47 0x80 #define XSA4_XS46 0x40 #define XSA4_XS45 0x20 #define XSA4_XS44 0x10 #define XSA4_XS43 0x08 #define XSA4_XS42 0x04 #define XSA4_XS41 0x02 #define XSA4_XS40 0x01 #define XSA5_XS57 0x80 #define XSA5_XS56 0x40 #define XSA5_XS55 0x20 #define XSA5_XS54 0x10 #define XSA5_XS53 0x08 #define XSA5_XS52 0x04 #define XSA5_XS51 0x02 #define XSA5_XS50 0x01 #define XSA6_XS67 0x80 #define XSA6_XS66 0x40 #define XSA6_XS65 0x20 #define XSA6_XS64 0x10 #define XSA6_XS63 0x08 #define XSA6_XS62 0x04 #define XSA6_XS61 0x02 #define XSA6_XS60 0x01 #define XSA7_XS77 0x80 #define XSA7_XS76 0x40 #define XSA7_XS75 0x20 #define XSA7_XS74 0x10 #define XSA7_XS73 0x08 #define XSA7_XS72 0x04 #define XSA7_XS71 0x02 #define XSA7_XS70 0x01 #define XSA8_XS87 0x80 #define XSA8_XS86 0x40 #define XSA8_XS85 0x20 #define XSA8_XS84 0x10 #define XSA8_XS83 0x08 #define XSA8_XS82 0x04 #define XSA8_XS81 0x02 #define XSA8_XS80 0x01 /* XDL1-3 (Transmit DL-Bit Register1-3 (read/write)) ----------------------- T1 --------------------- */ #define XDL1_XDL17 0x80 #define XDL1_XDL16 0x40 #define XDL1_XDL15 0x20 #define XDL1_XDL14 0x10 #define XDL1_XDL13 0x08 #define XDL1_XDL12 0x04 #define XDL1_XDL11 0x02 #define XDL1_XDL10 0x01 #define XDL2_XDL27 0x80 #define XDL2_XDL26 0x40 #define XDL2_XDL25 0x20 #define XDL2_XDL24 0x10 #define XDL2_XDL23 0x08 #define XDL2_XDL22 0x04 #define XDL2_XDL21 0x02 #define XDL2_XDL20 0x01 #define XDL3_XDL37 0x80 #define XDL3_XDL36 0x40 #define XDL3_XDL35 0x20 #define XDL3_XDL34 0x10 #define XDL3_XDL33 0x08 #define XDL3_XDL32 0x04 #define XDL3_XDL31 0x02 #define XDL3_XDL30 0x01 /* ICB1-4 (Idle Channel Register 1-4) ------------------ E1 ---------------------------- */ #define E1_ICB1_IC0 0x80 #define E1_ICB1_IC1 0x40 #define E1_ICB1_IC2 0x20 #define E1_ICB1_IC3 0x10 #define E1_ICB1_IC4 0x08 #define E1_ICB1_IC5 0x04 #define E1_ICB1_IC6 0x02 #define E1_ICB1_IC7 0x01 #define E1_ICB2_IC8 0x80 #define E1_ICB2_IC9 0x40 #define E1_ICB2_IC10 0x20 #define E1_ICB2_IC11 0x10 #define E1_ICB2_IC12 0x08 #define E1_ICB2_IC13 0x04 #define E1_ICB2_IC14 0x02 #define E1_ICB2_IC15 0x01 #define E1_ICB3_IC16 0x80 #define E1_ICB3_IC17 0x40 #define E1_ICB3_IC18 0x20 #define E1_ICB3_IC19 0x10 #define E1_ICB3_IC20 0x08 #define E1_ICB3_IC21 0x04 #define E1_ICB3_IC22 0x02 #define E1_ICB3_IC23 0x01 #define E1_ICB4_IC24 0x80 #define E1_ICB4_IC25 0x40 #define E1_ICB4_IC26 0x20 #define E1_ICB4_IC27 0x10 #define E1_ICB4_IC28 0x08 #define E1_ICB4_IC29 0x04 #define E1_ICB4_IC30 0x02 #define E1_ICB4_IC31 0x01 /* ICB1-4 (Idle Channel Register 1-4) ------------------ T1 ---------------------------- */ #define T1_ICB1_IC1 0x80 #define T1_ICB1_IC2 0x40 #define T1_ICB1_IC3 0x20 #define T1_ICB1_IC4 0x10 #define T1_ICB1_IC5 0x08 #define T1_ICB1_IC6 0x04 #define T1_ICB1_IC7 0x02 #define T1_ICB1_IC8 0x01 #define T1_ICB2_IC9 0x80 #define T1_ICB2_IC10 0x40 #define T1_ICB2_IC11 0x20 #define T1_ICB2_IC12 0x10 #define T1_ICB2_IC13 0x08 #define T1_ICB2_IC14 0x04 #define T1_ICB2_IC15 0x02 #define T1_ICB2_IC16 0x01 #define T1_ICB3_IC17 0x80 #define T1_ICB3_IC18 0x40 #define T1_ICB3_IC19 0x20 #define T1_ICB3_IC20 0x10 #define T1_ICB3_IC21 0x08 #define T1_ICB3_IC22 0x04 #define T1_ICB3_IC23 0x02 #define T1_ICB3_IC24 0x01 /* FMR3 (Framer Mode Register 3) --------------------E1------------------------ */ #define FMR3_CMI 0x08 #define FMR3_SYNSA 0x04 #define FMR3_CFRZ 0x02 #define FMR3_EXTIW 0x01 /* CCB1-3 (Clear Channel Register) ------------------- T1 ----------------------- */ #define CCB1_CH1 0x80 #define CCB1_CH2 0x40 #define CCB1_CH3 0x20 #define CCB1_CH4 0x10 #define CCB1_CH5 0x08 #define CCB1_CH6 0x04 #define CCB1_CH7 0x02 #define CCB1_CH8 0x01 #define CCB2_CH9 0x80 #define CCB2_CH10 0x40 #define CCB2_CH11 0x20 #define CCB2_CH12 0x10 #define CCB2_CH13 0x08 #define CCB2_CH14 0x04 #define CCB2_CH15 0x02 #define CCB2_CH16 0x01 #define CCB3_CH17 0x80 #define CCB3_CH18 0x40 #define CCB3_CH19 0x20 #define CCB3_CH20 0x10 #define CCB3_CH21 0x08 #define CCB3_CH22 0x04 #define CCB3_CH23 0x02 #define CCB3_CH24 0x01 /* LIM0/1 (Line Interface Mode 0/1) ------------------- E1 & T1 --------------------------- */ #define LIM0_XFB 0x80 #define LIM0_XDOS 0x40 #define LIM0_SCL1 0x20 #define LIM0_SCL0 0x10 #define LIM0_EQON 0x08 #define LIM0_ELOS 0x04 #define LIM0_LL 0x02 #define LIM0_MAS 0x01 #define LIM1_EFSC 0x80 #define LIM1_RIL2 0x40 #define LIM1_RIL1 0x20 #define LIM1_RIL0 0x10 #define LIM1_DCOC 0x08 #define LIM1_JATT 0x04 #define LIM1_RL 0x02 #define LIM1_DRS 0x01 /* PCDR (Pulse Count Detection Register(Read/Write)) ------------------ E1 & T1 ------------------------- */ #define PCDR_PCD7 0x80 #define PCDR_PCD6 0x40 #define PCDR_PCD5 0x20 #define PCDR_PCD4 0x10 #define PCDR_PCD3 0x08 #define PCDR_PCD2 0x04 #define PCDR_PCD1 0x02 #define PCDR_PCD0 0x01 #define PCRR_PCR7 0x80 #define PCRR_PCR6 0x40 #define PCRR_PCR5 0x20 #define PCRR_PCR4 0x10 #define PCRR_PCR3 0x08 #define PCRR_PCR2 0x04 #define PCRR_PCR1 0x02 #define PCRR_PCR0 0x01 /* LIM2 (Line Interface Mode 2) ------------------ E1 & T1 ---------------------------- */ #define LIM2_DJA2 0x20 #define LIM2_DJA1 0x10 #define LIM2_LOS2 0x02 #define LIM2_LOS1 0x01 /* LCR1 (Loop Code Register 1) */ #define LCR1_EPRM 0x80 #define LCR1_XPRBS 0x40 /* SIC1 (System Interface Control 1) */ #define SIC1_SRSC 0x80 #define SIC1_RBS1 0x20 #define SIC1_RBS0 0x10 #define SIC1_SXSC 0x08 #define SIC1_XBS1 0x02 #define SIC1_XBS0 0x01 /* DEC (Disable Error Counter) ------------------ E1 & T1 ---------------------------- */ #define DEC_DCEC3 0x20 #define DEC_DBEC 0x10 #define DEC_DCEC1 0x08 #define DEC_DCEC 0x08 #define DEC_DEBC 0x04 #define DEC_DCVC 0x02 #define DEC_DFEC 0x01 /* FALC Register Bits (Receive Mode) ---------------------------------------------------------------------------- */ /* FRS0/1 (Framer Receive Status Register 0/1) ----------------- E1 & T1 ---------------------------------- */ #define FRS0_LOS 0x80 #define FRS0_AIS 0x40 #define FRS0_LFA 0x20 #define FRS0_RRA 0x10 #define FRS0_API 0x08 #define FRS0_NMF 0x04 #define FRS0_LMFA 0x02 #define FRS0_FSRF 0x01 #define FRS1_TS16RA 0x40 #define FRS1_TS16LOS 0x20 #define FRS1_TS16AIS 0x10 #define FRS1_TS16LFA 0x08 #define FRS1_EXZD 0x80 #define FRS1_LLBDD 0x10 #define FRS1_LLBAD 0x08 #define FRS1_XLS 0x02 #define FRS1_XLO 0x01 #define FRS1_PDEN 0x40 /* FRS2/3 (Framer Receive Status Register 2/3) ----------------- T1 ---------------------------------- */ #define FRS2_ESC2 0x80 #define FRS2_ESC1 0x40 #define FRS2_ESC0 0x20 #define FRS3_FEH5 0x20 #define FRS3_FEH4 0x10 #define FRS3_FEH3 0x08 #define FRS3_FEH2 0x04 #define FRS3_FEH1 0x02 #define FRS3_FEH0 0x01 /* RSW (Receive Service Word Pulseframe) ----------------- E1 ------------------------------ */ #define RSW_RSI 0x80 #define RSW_RRA 0x20 #define RSW_RYO 0x10 #define RSW_RY1 0x08 #define RSW_RY2 0x04 #define RSW_RY3 0x02 #define RSW_RY4 0x01 /* RSP (Receive Spare Bits / Additional Status) ---------------- E1 ------------------------------- */ #define RSP_SI1 0x80 #define RSP_SI2 0x40 #define RSP_LLBDD 0x10 #define RSP_LLBAD 0x08 #define RSP_RSIF 0x04 #define RSP_RS13 0x02 #define RSP_RS15 0x01 /* FECL (Framing Error Counter) ---------------- E1 & T1 -------------------------- */ #define FECL_FE7 0x80 #define FECL_FE6 0x40 #define FECL_FE5 0x20 #define FECL_FE4 0x10 #define FECL_FE3 0x08 #define FECL_FE2 0x04 #define FECL_FE1 0x02 #define FECL_FE0 0x01 #define FECH_FE15 0x80 #define FECH_FE14 0x40 #define FECH_FE13 0x20 #define FECH_FE12 0x10 #define FECH_FE11 0x08 #define FECH_FE10 0x04 #define FECH_FE9 0x02 #define FECH_FE8 0x01 /* CVCl (Code Violation Counter) ----------------- E1 ------------------------- */ #define CVCL_CV7 0x80 #define CVCL_CV6 0x40 #define CVCL_CV5 0x20 #define CVCL_CV4 0x10 #define CVCL_CV3 0x08 #define CVCL_CV2 0x04 #define CVCL_CV1 0x02 #define CVCL_CV0 0x01 #define CVCH_CV15 0x80 #define CVCH_CV14 0x40 #define CVCH_CV13 0x20 #define CVCH_CV12 0x10 #define CVCH_CV11 0x08 #define CVCH_CV10 0x04 #define CVCH_CV9 0x02 #define CVCH_CV8 0x01 /* CEC1-3L (CRC Error Counter) ------------------ E1 ----------------------------- */ #define CEC1L_CR7 0x80 #define CEC1L_CR6 0x40 #define CEC1L_CR5 0x20 #define CEC1L_CR4 0x10 #define CEC1L_CR3 0x08 #define CEC1L_CR2 0x04 #define CEC1L_CR1 0x02 #define CEC1L_CR0 0x01 #define CEC1H_CR15 0x80 #define CEC1H_CR14 0x40 #define CEC1H_CR13 0x20 #define CEC1H_CR12 0x10 #define CEC1H_CR11 0x08 #define CEC1H_CR10 0x04 #define CEC1H_CR9 0x02 #define CEC1H_CR8 0x01 #define CEC2L_CR7 0x80 #define CEC2L_CR6 0x40 #define CEC2L_CR5 0x20 #define CEC2L_CR4 0x10 #define CEC2L_CR3 0x08 #define CEC2L_CR2 0x04 #define CEC2L_CR1 0x02 #define CEC2L_CR0 0x01 #define CEC2H_CR15 0x80 #define CEC2H_CR14 0x40 #define CEC2H_CR13 0x20 #define CEC2H_CR12 0x10 #define CEC2H_CR11 0x08 #define CEC2H_CR10 0x04 #define CEC2H_CR9 0x02 #define CEC2H_CR8 0x01 #define CEC3L_CR7 0x80 #define CEC3L_CR6 0x40 #define CEC3L_CR5 0x20 #define CEC3L_CR4 0x10 #define CEC3L_CR3 0x08 #define CEC3L_CR2 0x04 #define CEC3L_CR1 0x02 #define CEC3L_CR0 0x01 #define CEC3H_CR15 0x80 #define CEC3H_CR14 0x40 #define CEC3H_CR13 0x20 #define CEC3H_CR12 0x10 #define CEC3H_CR11 0x08 #define CEC3H_CR10 0x04 #define CEC3H_CR9 0x02 #define CEC3H_CR8 0x01 /* CECL (CRC Error Counter) ------------------ T1 ----------------------------- */ #define CECL_CR7 0x80 #define CECL_CR6 0x40 #define CECL_CR5 0x20 #define CECL_CR4 0x10 #define CECL_CR3 0x08 #define CECL_CR2 0x04 #define CECL_CR1 0x02 #define CECL_CR0 0x01 #define CECH_CR15 0x80 #define CECH_CR14 0x40 #define CECH_CR13 0x20 #define CECH_CR12 0x10 #define CECH_CR11 0x08 #define CECH_CR10 0x04 #define CECH_CR9 0x02 #define CECH_CR8 0x01 /* EBCL (E Bit Error Counter) ------------------- E1 & T1 ------------------------- */ #define EBCL_EB7 0x80 #define EBCL_EB6 0x40 #define EBCL_EB5 0x20 #define EBCL_EB4 0x10 #define EBCL_EB3 0x08 #define EBCL_EB2 0x04 #define EBCL_EB1 0x02 #define EBCL_EB0 0x01 #define EBCH_EB15 0x80 #define EBCH_EB14 0x40 #define EBCH_EB13 0x20 #define EBCH_EB12 0x10 #define EBCH_EB11 0x08 #define EBCH_EB10 0x04 #define EBCH_EB9 0x02 #define EBCH_EB8 0x01 /* RSA4-8 (Receive Sa4-8-Bit Register) -------------------- E1 --------------------------- */ #define RSA4_RS47 0x80 #define RSA4_RS46 0x40 #define RSA4_RS45 0x20 #define RSA4_RS44 0x10 #define RSA4_RS43 0x08 #define RSA4_RS42 0x04 #define RSA4_RS41 0x02 #define RSA4_RS40 0x01 #define RSA5_RS57 0x80 #define RSA5_RS56 0x40 #define RSA5_RS55 0x20 #define RSA5_RS54 0x10 #define RSA5_RS53 0x08 #define RSA5_RS52 0x04 #define RSA5_RS51 0x02 #define RSA5_RS50 0x01 #define RSA6_RS67 0x80 #define RSA6_RS66 0x40 #define RSA6_RS65 0x20 #define RSA6_RS64 0x10 #define RSA6_RS63 0x08 #define RSA6_RS62 0x04 #define RSA6_RS61 0x02 #define RSA6_RS60 0x01 #define RSA7_RS77 0x80 #define RSA7_RS76 0x40 #define RSA7_RS75 0x20 #define RSA7_RS74 0x10 #define RSA7_RS73 0x08 #define RSA7_RS72 0x04 #define RSA7_RS71 0x02 #define RSA7_RS70 0x01 #define RSA8_RS87 0x80 #define RSA8_RS86 0x40 #define RSA8_RS85 0x20 #define RSA8_RS84 0x10 #define RSA8_RS83 0x08 #define RSA8_RS82 0x04 #define RSA8_RS81 0x02 #define RSA8_RS80 0x01 /* RSA6S (Receive Sa6 Bit Status Register) ------------------------ T1 ------------------------- */ #define RSA6S_SX 0x20 #define RSA6S_SF 0x10 #define RSA6S_SE 0x08 #define RSA6S_SC 0x04 #define RSA6S_SA 0x02 #define RSA6S_S8 0x01 /* RDL1-3 Receive DL-Bit Register1-3) ------------------------ T1 ------------------------- */ #define RDL1_RDL17 0x80 #define RDL1_RDL16 0x40 #define RDL1_RDL15 0x20 #define RDL1_RDL14 0x10 #define RDL1_RDL13 0x08 #define RDL1_RDL12 0x04 #define RDL1_RDL11 0x02 #define RDL1_RDL10 0x01 #define RDL2_RDL27 0x80 #define RDL2_RDL26 0x40 #define RDL2_RDL25 0x20 #define RDL2_RDL24 0x10 #define RDL2_RDL23 0x08 #define RDL2_RDL22 0x04 #define RDL2_RDL21 0x02 #define RDL2_RDL20 0x01 #define RDL3_RDL37 0x80 #define RDL3_RDL36 0x40 #define RDL3_RDL35 0x20 #define RDL3_RDL34 0x10 #define RDL3_RDL33 0x08 #define RDL3_RDL32 0x04 #define RDL3_RDL31 0x02 #define RDL3_RDL30 0x01 /* SIS (Signaling Status Register) -------------------- E1 & T1 -------------------------- */ #define SIS_XDOV 0x80 #define SIS_XFW 0x40 #define SIS_XREP 0x20 #define SIS_RLI 0x08 #define SIS_CEC 0x04 #define SIS_BOM 0x01 /* RSIS (Receive Signaling Status Register) -------------------- E1 & T1 --------------------------- */ #define RSIS_VFR 0x80 #define RSIS_RDO 0x40 #define RSIS_CRC16 0x20 #define RSIS_RAB 0x10 #define RSIS_HA1 0x08 #define RSIS_HA0 0x04 #define RSIS_HFR 0x02 #define RSIS_LA 0x01 /* RBCL/H (Receive Byte Count Low/High) ------------------- E1 & T1 ----------------------- */ #define RBCL_RBC7 0x80 #define RBCL_RBC6 0x40 #define RBCL_RBC5 0x20 #define RBCL_RBC4 0x10 #define RBCL_RBC3 0x08 #define RBCL_RBC2 0x04 #define RBCL_RBC1 0x02 #define RBCL_RBC0 0x01 #define RBCH_OV 0x10 #define RBCH_RBC11 0x08 #define RBCH_RBC10 0x04 #define RBCH_RBC9 0x02 #define RBCH_RBC8 0x01 /* ISR1-3 (Interrupt Status Register 1-3) ------------------ E1 & T1 ------------------------------ */ #define FISR0_RME 0x80 #define FISR0_RFS 0x40 #define FISR0_T8MS 0x20 #define FISR0_ISF 0x20 #define FISR0_RMB 0x10 #define FISR0_CASC 0x08 #define FISR0_RSC 0x08 #define FISR0_CRC6 0x04 #define FISR0_CRC4 0x04 #define FISR0_PDEN 0x02 #define FISR0_RPF 0x01 #define FISR1_CASE 0x80 #define FISR1_LLBSC 0x80 #define FISR1_RDO 0x40 #define FISR1_ALLS 0x20 #define FISR1_XDU 0x10 #define FISR1_XMB 0x08 #define FISR1_XLSC 0x02 #define FISR1_XPR 0x01 #define FISR2_FAR 0x80 #define FISR2_LFA 0x40 #define FISR2_MFAR 0x20 #define FISR2_T400MS 0x10 #define FISR2_LMFA 0x10 #define FISR2_AIS 0x08 #define FISR2_LOS 0x04 #define FISR2_RAR 0x02 #define FISR2_RA 0x01 #define FISR3_ES 0x80 #define FISR3_SEC 0x40 #define FISR3_LMFA16 0x20 #define FISR3_AIS16 0x10 #define FISR3_RA16 0x08 #define FISR3_API 0x04 #define FISR3_XSLP 0x20 #define FISR3_XSLN 0x10 #define FISR3_LLBSC 0x08 #define FISR3_XRS 0x04 #define FISR3_SLN 0x02 #define FISR3_SLP 0x01 /* GIS (Global Interrupt Status Register) --------------------- E1 & T1 --------------------- */ #define GIS_ISR3 0x08 #define GIS_ISR2 0x04 #define GIS_ISR1 0x02 #define GIS_ISR0 0x01 /* VSTR (Version Status Register) --------------------- E1 & T1 --------------------- */ #define VSTR_VN3 0x08 #define VSTR_VN2 0x04 #define VSTR_VN1 0x02 #define VSTR_VN0 0x01 /*>>>>>>>>>>>>>>>>>>>>> Local Control Structures <<<<<<<<<<<<<<<<<<<<<<<<< */ /* Write-only Registers (E1/T1 control mode write registers) */ #define XFIFOH 0x00 /* Tx FIFO High Byte */ #define XFIFOL 0x01 /* Tx FIFO Low Byte */ #define CMDR 0x02 /* Command Reg */ #define DEC 0x60 /* Disable Error Counter */ #define TEST2 0x62 /* Manuf. Test Reg 2 */ #define XS(nbr) (0x70 + (nbr)) /* Tx CAS Reg (0 to 15) */ /* Read-write Registers (E1/T1 status mode read registers) */ #define MODE 0x03 /* Mode Reg */ #define RAH1 0x04 /* Receive Address High 1 */ #define RAH2 0x05 /* Receive Address High 2 */ #define RAL1 0x06 /* Receive Address Low 1 */ #define RAL2 0x07 /* Receive Address Low 2 */ #define IPC 0x08 /* Interrupt Port Configuration */ #define CCR1 0x09 /* Common Configuration Reg 1 */ #define CCR3 0x0A /* Common Configuration Reg 3 */ #define PRE 0x0B /* Preamble Reg */ #define RTR1 0x0C /* Receive Timeslot Reg 1 */ #define RTR2 0x0D /* Receive Timeslot Reg 2 */ #define RTR3 0x0E /* Receive Timeslot Reg 3 */ #define RTR4 0x0F /* Receive Timeslot Reg 4 */ #define TTR1 0x10 /* Transmit Timeslot Reg 1 */ #define TTR2 0x11 /* Transmit Timeslot Reg 2 */ #define TTR3 0x12 /* Transmit Timeslot Reg 3 */ #define TTR4 0x13 /* Transmit Timeslot Reg 4 */ #define IMR0 0x14 /* Interrupt Mask Reg 0 */ #define IMR1 0x15 /* Interrupt Mask Reg 1 */ #define IMR2 0x16 /* Interrupt Mask Reg 2 */ #define IMR3 0x17 /* Interrupt Mask Reg 3 */ #define IMR4 0x18 /* Interrupt Mask Reg 4 */ #define IMR5 0x19 /* Interrupt Mask Reg 5 */ #define FMR0 0x1A /* Framer Mode Reigster 0 */ #define FMR1 0x1B /* Framer Mode Reigster 1 */ #define FMR2 0x1C /* Framer Mode Reigster 2 */ #define LOOP 0x1D /* Channel Loop Back */ #define XSW 0x1E /* Transmit Service Word */ #define FMR4 0x1E /* Framer Mode Reg 4 */ #define XSP 0x1F /* Transmit Spare Bits */ #define FMR5 0x1F /* Framer Mode Reg 5 */ #define XC0 0x20 /* Transmit Control 0 */ #define XC1 0x21 /* Transmit Control 1 */ #define RC0 0x22 /* Receive Control 0 */ #define RC1 0x23 /* Receive Control 1 */ #define XPM0 0x24 /* Transmit Pulse Mask 0 */ #define XPM1 0x25 /* Transmit Pulse Mask 1 */ #define XPM2 0x26 /* Transmit Pulse Mask 2 */ #define TSWM 0x27 /* Transparent Service Word Mask */ #define TEST1 0x28 /* Manuf. Test Reg 1 */ #define IDLE 0x29 /* Idle Channel Code */ #define XSA4 0x2A /* Transmit SA4 Bit Reg */ #define XDL1 0x2A /* Transmit DL-Bit Reg 2 */ #define XSA5 0x2B /* Transmit SA4 Bit Reg */ #define XDL2 0x2B /* Transmit DL-Bit Reg 2 */ #define XSA6 0x2C /* Transmit SA4 Bit Reg */ #define XDL3 0x2C /* Transmit DL-Bit Reg 2 */ #define XSA7 0x2D /* Transmit SA4 Bit Reg */ #define CCB1 0x2D /* Clear Channel Reg 1 */ #define XSA8 0x2E /* Transmit SA4 Bit Reg */ #define CCB2 0x2E /* Clear Channel Reg 2 */ #define FMR3 0x2F /* Framer Mode Reg. 3 */ #define CCB3 0x2F /* Clear Channel Reg 3 */ #define ICB1 0x30 /* Idle Channel Reg 1 */ #define ICB2 0x31 /* Idle Channel Reg 2 */ #define ICB3 0x32 /* Idle Channel Reg 3 */ #define ICB4 0x33 /* Idle Channel Reg 4 */ #define LIM0 0x34 /* Line Interface Mode 0 */ #define LIM1 0x35 /* Line Interface Mode 1 */ #define PCDR 0x36 /* Pulse Count Detection */ #define PCRR 0x37 /* Pulse Count Recovery */ #define LIM2 0x38 /* Line Interface Mode Reg 2 */ #define LCR1 0x39 /* Loop Code Reg 1 */ #define LCR2 0x3A /* Loop Code Reg 2 */ #define LCR3 0x3B /* Loop Code Reg 3 */ #define SIC1 0x3C /* System Interface Control 1 */ /* Read-only Registers (E1/T1 control mode read registers) */ #define RFIFOH 0x00 /* Receive FIFO */ #define RFIFOL 0x01 /* Receive FIFO */ #define FRS0 0x4C /* Framer Receive Status 0 */ #define FRS1 0x4D /* Framer Receive Status 1 */ #define RSW 0x4E /* Receive Service Word */ #define FRS2 0x4E /* Framer Receive Status 2 */ #define RSP 0x4F /* Receive Spare Bits */ #define FRS3 0x4F /* Framer Receive Status 3 */ #define FECL 0x50 /* Framing Error Counter */ #define FECH 0x51 /* Framing Error Counter */ #define CVCL 0x52 /* Code Violation Counter */ #define CVCH 0x53 /* Code Violation Counter */ #define CECL 0x54 /* CRC Error Counter 1 */ #define CECH 0x55 /* CRC Error Counter 1 */ #define EBCL 0x56 /* E-Bit Error Counter */ #define EBCH 0x57 /* E-Bit Error Counter */ #define BECL 0x58 /* Bit Error Counter Low */ #define BECH 0x59 /* Bit Error Counter Low */ #define CEC3 0x5A /* CRC Error Counter 3 (16-bit) */ #define RSA4 0x5C /* Receive SA4 Bit Reg */ #define RDL1 0x5C /* Receive DL-Bit Reg 1 */ #define RSA5 0x5D /* Receive SA5 Bit Reg */ #define RDL2 0x5D /* Receive DL-Bit Reg 2 */ #define RSA6 0x5E /* Receive SA6 Bit Reg */ #define RDL3 0x5E /* Receive DL-Bit Reg 3 */ #define RSA7 0x5F /* Receive SA7 Bit Reg */ #define RSA8 0x60 /* Receive SA8 Bit Reg */ #define RSA6S 0x61 /* Receive SA6 Bit Status Reg */ #define TSR0 0x62 /* Manuf. Test Reg 0 */ #define TSR1 0x63 /* Manuf. Test Reg 1 */ #define SIS 0x64 /* Signaling Status Reg */ #define RSIS 0x65 /* Receive Signaling Status Reg */ #define RBCL 0x66 /* Receive Byte Control */ #define RBCH 0x67 /* Receive Byte Control */ #define FISR0 0x68 /* Interrupt Status Reg 0 */ #define FISR1 0x69 /* Interrupt Status Reg 1 */ #define FISR2 0x6A /* Interrupt Status Reg 2 */ #define FISR3 0x6B /* Interrupt Status Reg 3 */ #define GIS 0x6E /* Global Interrupt Status */ #define VSTR 0x6F /* Version Status */ #define RS(nbr) (0x70 + (nbr)) /* Rx CAS Reg (0 to 15) */ #endif /* _FALC_LH_H */ |