Loading...
1#ifndef __ASM_CPU_SH4_DMA_H
2#define __ASM_CPU_SH4_DMA_H
3
4#include <linux/sh_intc.h>
5
6/*
7 * SH7750/SH7751/SH7760
8 */
9#define DMTE0_IRQ evt2irq(0x640)
10#define DMTE4_IRQ evt2irq(0x780)
11#define DMTE6_IRQ evt2irq(0x7c0)
12#define DMAE0_IRQ evt2irq(0x6c0)
13
14#define SH_DMAC_BASE0 0xffa00000
15#define SH_DMAC_BASE1 0xffa00070
16
17#endif /* __ASM_CPU_SH4_DMA_H */
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef __ASM_CPU_SH4_DMA_H
3#define __ASM_CPU_SH4_DMA_H
4
5#include <linux/sh_intc.h>
6
7/*
8 * SH7750/SH7751/SH7760
9 */
10#define DMTE0_IRQ evt2irq(0x640)
11#define DMTE4_IRQ evt2irq(0x780)
12#define DMTE6_IRQ evt2irq(0x7c0)
13#define DMAE0_IRQ evt2irq(0x6c0)
14
15#define SH_DMAC_BASE0 0xffa00000
16
17#endif /* __ASM_CPU_SH4_DMA_H */