Loading...
1/*
2 * GPR board platform device registration (Au1550)
3 *
4 * Copyright (C) 2010 Wolfgang Grandegger <wg@denx.de>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
21#include <linux/delay.h>
22#include <linux/init.h>
23#include <linux/interrupt.h>
24#include <linux/kernel.h>
25#include <linux/platform_device.h>
26#include <linux/pm.h>
27#include <linux/mtd/partitions.h>
28#include <linux/mtd/physmap.h>
29#include <linux/leds.h>
30#include <linux/gpio.h>
31#include <linux/i2c.h>
32#include <linux/i2c-gpio.h>
33#include <asm/bootinfo.h>
34#include <asm/reboot.h>
35#include <asm/mach-au1x00/au1000.h>
36#include <prom.h>
37
38const char *get_system_type(void)
39{
40 return "GPR";
41}
42
43void __init prom_init(void)
44{
45 unsigned char *memsize_str;
46 unsigned long memsize;
47
48 prom_argc = fw_arg0;
49 prom_argv = (char **)fw_arg1;
50 prom_envp = (char **)fw_arg2;
51
52 prom_init_cmdline();
53
54 memsize_str = prom_getenv("memsize");
55 if (!memsize_str)
56 memsize = 0x04000000;
57 else
58 strict_strtoul(memsize_str, 0, &memsize);
59 add_memory_region(0, memsize, BOOT_MEM_RAM);
60}
61
62void prom_putchar(unsigned char c)
63{
64 alchemy_uart_putchar(AU1000_UART0_PHYS_ADDR, c);
65}
66
67static void gpr_reset(char *c)
68{
69 /* switch System-LED to orange (red# and green# on) */
70 alchemy_gpio_direction_output(4, 0);
71 alchemy_gpio_direction_output(5, 0);
72
73 /* trigger watchdog to reset board in 200ms */
74 printk(KERN_EMERG "Triggering watchdog soft reset...\n");
75 raw_local_irq_disable();
76 alchemy_gpio_direction_output(1, 0);
77 udelay(1);
78 alchemy_gpio_set_value(1, 1);
79 while (1)
80 cpu_wait();
81}
82
83static void gpr_power_off(void)
84{
85 while (1)
86 cpu_wait();
87}
88
89void __init board_setup(void)
90{
91 printk(KERN_INFO "Trapeze ITS GPR board\n");
92
93 pm_power_off = gpr_power_off;
94 _machine_halt = gpr_power_off;
95 _machine_restart = gpr_reset;
96
97 /* Enable UART1/3 */
98 alchemy_uart_enable(AU1000_UART3_PHYS_ADDR);
99 alchemy_uart_enable(AU1000_UART1_PHYS_ADDR);
100
101 /* Take away Reset of UMTS-card */
102 alchemy_gpio_direction_output(215, 1);
103}
104
105/*
106 * Watchdog
107 */
108static struct resource gpr_wdt_resource[] = {
109 [0] = {
110 .start = 1,
111 .end = 1,
112 .name = "gpr-adm6320-wdt",
113 .flags = IORESOURCE_IRQ,
114 }
115};
116
117static struct platform_device gpr_wdt_device = {
118 .name = "adm6320-wdt",
119 .id = 0,
120 .num_resources = ARRAY_SIZE(gpr_wdt_resource),
121 .resource = gpr_wdt_resource,
122};
123
124/*
125 * FLASH
126 *
127 * 0x00000000-0x00200000 : "kernel"
128 * 0x00200000-0x00a00000 : "rootfs"
129 * 0x01d00000-0x01f00000 : "config"
130 * 0x01c00000-0x01d00000 : "yamon"
131 * 0x01d00000-0x01d40000 : "yamon env vars"
132 * 0x00000000-0x00a00000 : "kernel+rootfs"
133 */
134static struct mtd_partition gpr_mtd_partitions[] = {
135 {
136 .name = "kernel",
137 .size = 0x00200000,
138 .offset = 0,
139 },
140 {
141 .name = "rootfs",
142 .size = 0x00800000,
143 .offset = MTDPART_OFS_APPEND,
144 .mask_flags = MTD_WRITEABLE,
145 },
146 {
147 .name = "config",
148 .size = 0x00200000,
149 .offset = 0x01d00000,
150 },
151 {
152 .name = "yamon",
153 .size = 0x00100000,
154 .offset = 0x01c00000,
155 },
156 {
157 .name = "yamon env vars",
158 .size = 0x00040000,
159 .offset = MTDPART_OFS_APPEND,
160 },
161 {
162 .name = "kernel+rootfs",
163 .size = 0x00a00000,
164 .offset = 0,
165 },
166};
167
168static struct physmap_flash_data gpr_flash_data = {
169 .width = 4,
170 .nr_parts = ARRAY_SIZE(gpr_mtd_partitions),
171 .parts = gpr_mtd_partitions,
172};
173
174static struct resource gpr_mtd_resource = {
175 .start = 0x1e000000,
176 .end = 0x1fffffff,
177 .flags = IORESOURCE_MEM,
178};
179
180static struct platform_device gpr_mtd_device = {
181 .name = "physmap-flash",
182 .dev = {
183 .platform_data = &gpr_flash_data,
184 },
185 .num_resources = 1,
186 .resource = &gpr_mtd_resource,
187};
188
189/*
190 * LEDs
191 */
192static struct gpio_led gpr_gpio_leds[] = {
193 { /* green */
194 .name = "gpr:green",
195 .gpio = 4,
196 .active_low = 1,
197 },
198 { /* red */
199 .name = "gpr:red",
200 .gpio = 5,
201 .active_low = 1,
202 }
203};
204
205static struct gpio_led_platform_data gpr_led_data = {
206 .num_leds = ARRAY_SIZE(gpr_gpio_leds),
207 .leds = gpr_gpio_leds,
208};
209
210static struct platform_device gpr_led_devices = {
211 .name = "leds-gpio",
212 .id = -1,
213 .dev = {
214 .platform_data = &gpr_led_data,
215 }
216};
217
218/*
219 * I2C
220 */
221static struct i2c_gpio_platform_data gpr_i2c_data = {
222 .sda_pin = 209,
223 .sda_is_open_drain = 1,
224 .scl_pin = 210,
225 .scl_is_open_drain = 1,
226 .udelay = 2, /* ~100 kHz */
227 .timeout = HZ,
228};
229
230static struct platform_device gpr_i2c_device = {
231 .name = "i2c-gpio",
232 .id = -1,
233 .dev.platform_data = &gpr_i2c_data,
234};
235
236static struct i2c_board_info gpr_i2c_info[] __initdata = {
237 {
238 I2C_BOARD_INFO("lm83", 0x18),
239 .type = "lm83"
240 }
241};
242
243
244
245static struct resource alchemy_pci_host_res[] = {
246 [0] = {
247 .start = AU1500_PCI_PHYS_ADDR,
248 .end = AU1500_PCI_PHYS_ADDR + 0xfff,
249 .flags = IORESOURCE_MEM,
250 },
251};
252
253static int gpr_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
254{
255 if ((slot == 0) && (pin == 1))
256 return AU1550_PCI_INTA;
257 else if ((slot == 0) && (pin == 2))
258 return AU1550_PCI_INTB;
259
260 return 0xff;
261}
262
263static struct alchemy_pci_platdata gpr_pci_pd = {
264 .board_map_irq = gpr_map_pci_irq,
265 .pci_cfg_set = PCI_CONFIG_AEN | PCI_CONFIG_R2H | PCI_CONFIG_R1H |
266 PCI_CONFIG_CH |
267#if defined(__MIPSEB__)
268 PCI_CONFIG_SIC_HWA_DAT | PCI_CONFIG_SM,
269#else
270 0,
271#endif
272};
273
274static struct platform_device gpr_pci_host_dev = {
275 .dev.platform_data = &gpr_pci_pd,
276 .name = "alchemy-pci",
277 .id = 0,
278 .num_resources = ARRAY_SIZE(alchemy_pci_host_res),
279 .resource = alchemy_pci_host_res,
280};
281
282static struct platform_device *gpr_devices[] __initdata = {
283 &gpr_wdt_device,
284 &gpr_mtd_device,
285 &gpr_i2c_device,
286 &gpr_led_devices,
287};
288
289static int __init gpr_pci_init(void)
290{
291 return platform_device_register(&gpr_pci_host_dev);
292}
293/* must be arch_initcall; MIPS PCI scans busses in a subsys_initcall */
294arch_initcall(gpr_pci_init);
295
296
297static int __init gpr_dev_init(void)
298{
299 i2c_register_board_info(0, gpr_i2c_info, ARRAY_SIZE(gpr_i2c_info));
300
301 return platform_add_devices(gpr_devices, ARRAY_SIZE(gpr_devices));
302}
303device_initcall(gpr_dev_init);
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * GPR board platform device registration (Au1550)
4 *
5 * Copyright (C) 2010 Wolfgang Grandegger <wg@denx.de>
6 */
7
8#include <linux/delay.h>
9#include <linux/init.h>
10#include <linux/interrupt.h>
11#include <linux/kernel.h>
12#include <linux/platform_device.h>
13#include <linux/pm.h>
14#include <linux/mtd/partitions.h>
15#include <linux/mtd/physmap.h>
16#include <linux/leds.h>
17#include <linux/gpio.h>
18#include <linux/i2c.h>
19#include <linux/platform_data/i2c-gpio.h>
20#include <linux/gpio/machine.h>
21#include <asm/bootinfo.h>
22#include <asm/idle.h>
23#include <asm/reboot.h>
24#include <asm/setup.h>
25#include <asm/mach-au1x00/au1000.h>
26#include <asm/mach-au1x00/gpio-au1000.h>
27#include <prom.h>
28
29const char *get_system_type(void)
30{
31 return "GPR";
32}
33
34void prom_putchar(char c)
35{
36 alchemy_uart_putchar(AU1000_UART0_PHYS_ADDR, c);
37}
38
39static void gpr_reset(char *c)
40{
41 /* switch System-LED to orange (red# and green# on) */
42 alchemy_gpio_direction_output(4, 0);
43 alchemy_gpio_direction_output(5, 0);
44
45 /* trigger watchdog to reset board in 200ms */
46 printk(KERN_EMERG "Triggering watchdog soft reset...\n");
47 raw_local_irq_disable();
48 alchemy_gpio_direction_output(1, 0);
49 udelay(1);
50 alchemy_gpio_set_value(1, 1);
51 while (1)
52 cpu_wait();
53}
54
55static void gpr_power_off(void)
56{
57 while (1)
58 cpu_wait();
59}
60
61void __init board_setup(void)
62{
63 printk(KERN_INFO "Trapeze ITS GPR board\n");
64
65 pm_power_off = gpr_power_off;
66 _machine_halt = gpr_power_off;
67 _machine_restart = gpr_reset;
68
69 /* Enable UART1/3 */
70 alchemy_uart_enable(AU1000_UART3_PHYS_ADDR);
71 alchemy_uart_enable(AU1000_UART1_PHYS_ADDR);
72
73 /* Take away Reset of UMTS-card */
74 alchemy_gpio_direction_output(215, 1);
75}
76
77/*
78 * Watchdog
79 */
80static struct resource gpr_wdt_resource[] = {
81 [0] = {
82 .start = 1,
83 .end = 1,
84 .name = "gpr-adm6320-wdt",
85 .flags = IORESOURCE_IRQ,
86 }
87};
88
89static struct platform_device gpr_wdt_device = {
90 .name = "adm6320-wdt",
91 .id = 0,
92 .num_resources = ARRAY_SIZE(gpr_wdt_resource),
93 .resource = gpr_wdt_resource,
94};
95
96/*
97 * FLASH
98 *
99 * 0x00000000-0x00200000 : "kernel"
100 * 0x00200000-0x00a00000 : "rootfs"
101 * 0x01d00000-0x01f00000 : "config"
102 * 0x01c00000-0x01d00000 : "yamon"
103 * 0x01d00000-0x01d40000 : "yamon env vars"
104 * 0x00000000-0x00a00000 : "kernel+rootfs"
105 */
106static struct mtd_partition gpr_mtd_partitions[] = {
107 {
108 .name = "kernel",
109 .size = 0x00200000,
110 .offset = 0,
111 },
112 {
113 .name = "rootfs",
114 .size = 0x00800000,
115 .offset = MTDPART_OFS_APPEND,
116 .mask_flags = MTD_WRITEABLE,
117 },
118 {
119 .name = "config",
120 .size = 0x00200000,
121 .offset = 0x01d00000,
122 },
123 {
124 .name = "yamon",
125 .size = 0x00100000,
126 .offset = 0x01c00000,
127 },
128 {
129 .name = "yamon env vars",
130 .size = 0x00040000,
131 .offset = MTDPART_OFS_APPEND,
132 },
133 {
134 .name = "kernel+rootfs",
135 .size = 0x00a00000,
136 .offset = 0,
137 },
138};
139
140static struct physmap_flash_data gpr_flash_data = {
141 .width = 4,
142 .nr_parts = ARRAY_SIZE(gpr_mtd_partitions),
143 .parts = gpr_mtd_partitions,
144};
145
146static struct resource gpr_mtd_resource = {
147 .start = 0x1e000000,
148 .end = 0x1fffffff,
149 .flags = IORESOURCE_MEM,
150};
151
152static struct platform_device gpr_mtd_device = {
153 .name = "physmap-flash",
154 .dev = {
155 .platform_data = &gpr_flash_data,
156 },
157 .num_resources = 1,
158 .resource = &gpr_mtd_resource,
159};
160
161/*
162 * LEDs
163 */
164static const struct gpio_led gpr_gpio_leds[] = {
165 { /* green */
166 .name = "gpr:green",
167 .gpio = 4,
168 .active_low = 1,
169 },
170 { /* red */
171 .name = "gpr:red",
172 .gpio = 5,
173 .active_low = 1,
174 }
175};
176
177static struct gpio_led_platform_data gpr_led_data = {
178 .num_leds = ARRAY_SIZE(gpr_gpio_leds),
179 .leds = gpr_gpio_leds,
180};
181
182static struct platform_device gpr_led_devices = {
183 .name = "leds-gpio",
184 .id = -1,
185 .dev = {
186 .platform_data = &gpr_led_data,
187 }
188};
189
190/*
191 * I2C
192 */
193static struct gpiod_lookup_table gpr_i2c_gpiod_table = {
194 .dev_id = "i2c-gpio",
195 .table = {
196 /*
197 * This should be on "GPIO2" which has base at 200 so
198 * the global numbers 209 and 210 should correspond to
199 * local offsets 9 and 10.
200 */
201 GPIO_LOOKUP_IDX("alchemy-gpio2", 9, NULL, 0,
202 GPIO_ACTIVE_HIGH),
203 GPIO_LOOKUP_IDX("alchemy-gpio2", 10, NULL, 1,
204 GPIO_ACTIVE_HIGH),
205 },
206};
207
208static struct i2c_gpio_platform_data gpr_i2c_data = {
209 /*
210 * The open drain mode is hardwired somewhere or an electrical
211 * property of the alchemy GPIO controller.
212 */
213 .sda_is_open_drain = 1,
214 .scl_is_open_drain = 1,
215 .udelay = 2, /* ~100 kHz */
216 .timeout = HZ,
217};
218
219static struct platform_device gpr_i2c_device = {
220 .name = "i2c-gpio",
221 .id = -1,
222 .dev.platform_data = &gpr_i2c_data,
223};
224
225static struct i2c_board_info gpr_i2c_info[] __initdata = {
226 {
227 I2C_BOARD_INFO("lm83", 0x18),
228 }
229};
230
231
232
233static struct resource alchemy_pci_host_res[] = {
234 [0] = {
235 .start = AU1500_PCI_PHYS_ADDR,
236 .end = AU1500_PCI_PHYS_ADDR + 0xfff,
237 .flags = IORESOURCE_MEM,
238 },
239};
240
241static int gpr_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
242{
243 if ((slot == 0) && (pin == 1))
244 return AU1550_PCI_INTA;
245 else if ((slot == 0) && (pin == 2))
246 return AU1550_PCI_INTB;
247
248 return 0xff;
249}
250
251static struct alchemy_pci_platdata gpr_pci_pd = {
252 .board_map_irq = gpr_map_pci_irq,
253 .pci_cfg_set = PCI_CONFIG_AEN | PCI_CONFIG_R2H | PCI_CONFIG_R1H |
254 PCI_CONFIG_CH |
255#if defined(__MIPSEB__)
256 PCI_CONFIG_SIC_HWA_DAT | PCI_CONFIG_SM,
257#else
258 0,
259#endif
260};
261
262static struct platform_device gpr_pci_host_dev = {
263 .dev.platform_data = &gpr_pci_pd,
264 .name = "alchemy-pci",
265 .id = 0,
266 .num_resources = ARRAY_SIZE(alchemy_pci_host_res),
267 .resource = alchemy_pci_host_res,
268};
269
270static struct platform_device *gpr_devices[] __initdata = {
271 &gpr_wdt_device,
272 &gpr_mtd_device,
273 &gpr_i2c_device,
274 &gpr_led_devices,
275};
276
277static int __init gpr_pci_init(void)
278{
279 return platform_device_register(&gpr_pci_host_dev);
280}
281/* must be arch_initcall; MIPS PCI scans busses in a subsys_initcall */
282arch_initcall(gpr_pci_init);
283
284
285static int __init gpr_dev_init(void)
286{
287 gpiod_add_lookup_table(&gpr_i2c_gpiod_table);
288 i2c_register_board_info(0, gpr_i2c_info, ARRAY_SIZE(gpr_i2c_info));
289
290 return platform_add_devices(gpr_devices, ARRAY_SIZE(gpr_devices));
291}
292device_initcall(gpr_dev_init);