Linux Audio

Check our new training course

Loading...
v3.5.6
 1/* linux/arch/arm/mach-s3c64xx/cpu.c
 2 *
 3 * Copyright 2009 Simtec Electronics
 4 *	Ben Dooks <ben@simtec.co.uk>
 5 *	http://armlinux.simtec.co.uk/
 6 *
 7 * This program is free software; you can redistribute it and/or modify
 8 * it under the terms of the GNU General Public License version 2 as
 9 * published by the Free Software Foundation.
10*/
11
12#include <linux/kernel.h>
13#include <linux/types.h>
14#include <linux/interrupt.h>
15#include <linux/list.h>
16#include <linux/timer.h>
17#include <linux/init.h>
18#include <linux/clk.h>
19#include <linux/io.h>
20#include <linux/device.h>
21#include <linux/serial_core.h>
 
22#include <linux/platform_device.h>
 
23
24#include <asm/mach/arch.h>
25#include <asm/mach/map.h>
26#include <asm/mach/irq.h>
27
28#include <mach/hardware.h>
29#include <asm/irq.h>
30
31#include <plat/cpu-freq.h>
32#include <plat/regs-serial.h>
33#include <mach/regs-clock.h>
34
35#include <plat/cpu.h>
36#include <plat/devs.h>
37#include <plat/clock.h>
38#include <plat/sdhci.h>
39#include <plat/iic-core.h>
40#include <plat/onenand-core.h>
41
42#include "common.h"
 
43
44void __init s3c6400_map_io(void)
45{
46	/* setup SDHCI */
47
48	s3c6400_default_sdhci0();
49	s3c6400_default_sdhci1();
50	s3c6400_default_sdhci2();
51
52	/* the i2c devices are directly compatible with s3c2440 */
53	s3c_i2c0_setname("s3c2440-i2c");
54
55	s3c_device_nand.name = "s3c6400-nand";
56
57	s3c_onenand_setname("s3c6400-onenand");
58	s3c64xx_onenand1_setname("s3c6400-onenand");
59}
60
61void __init s3c6400_init_clocks(int xtal)
62{
63	s3c64xx_register_clocks(xtal, S3C6400_CLKDIV0_ARM_MASK);
64	s3c64xx_setup_clocks();
65}
66
67void __init s3c6400_init_irq(void)
68{
69	/* VIC0 does not have IRQS 5..7,
70	 * VIC1 is fully populated. */
71	s3c64xx_init_irq(~0 & ~(0xf << 5), ~0);
72}
73
74static struct bus_type s3c6400_subsys = {
75	.name		= "s3c6400-core",
76	.dev_name	= "s3c6400-core",
77};
78
79static struct device s3c6400_dev = {
80	.bus	= &s3c6400_subsys,
81};
82
83static int __init s3c6400_core_init(void)
84{
 
 
 
 
85	return subsys_system_register(&s3c6400_subsys, NULL);
86}
87
88core_initcall(s3c6400_core_init);
89
90int __init s3c6400_init(void)
91{
92	printk("S3C6400: Initialising architecture\n");
93
94	return device_register(&s3c6400_dev);
95}
v5.4
 1// SPDX-License-Identifier: GPL-2.0
 2//
 3// Copyright 2009 Simtec Electronics
 4//	Ben Dooks <ben@simtec.co.uk>
 5//	http://armlinux.simtec.co.uk/
 6
 7/*
 8 * NOTE: Code in this file is not used when booting with Device Tree support.
 9 */
 
10
11#include <linux/kernel.h>
12#include <linux/types.h>
13#include <linux/interrupt.h>
14#include <linux/list.h>
15#include <linux/timer.h>
16#include <linux/init.h>
17#include <linux/clk.h>
18#include <linux/io.h>
19#include <linux/device.h>
20#include <linux/serial_core.h>
21#include <linux/serial_s3c.h>
22#include <linux/platform_device.h>
23#include <linux/of.h>
24
25#include <asm/mach/arch.h>
26#include <asm/mach/map.h>
27#include <asm/mach/irq.h>
28
29#include <mach/hardware.h>
30#include <asm/irq.h>
31
32#include <plat/cpu-freq.h>
 
33#include <mach/regs-clock.h>
34
35#include <plat/cpu.h>
36#include <plat/devs.h>
 
37#include <plat/sdhci.h>
38#include <plat/iic-core.h>
 
39
40#include "common.h"
41#include "onenand-core.h"
42
43void __init s3c6400_map_io(void)
44{
45	/* setup SDHCI */
46
47	s3c6400_default_sdhci0();
48	s3c6400_default_sdhci1();
49	s3c6400_default_sdhci2();
50
51	/* the i2c devices are directly compatible with s3c2440 */
52	s3c_i2c0_setname("s3c2440-i2c");
53
54	s3c_device_nand.name = "s3c6400-nand";
55
56	s3c_onenand_setname("s3c6400-onenand");
57	s3c64xx_onenand1_setname("s3c6400-onenand");
58}
59
 
 
 
 
 
 
60void __init s3c6400_init_irq(void)
61{
62	/* VIC0 does not have IRQS 5..7,
63	 * VIC1 is fully populated. */
64	s3c64xx_init_irq(~0 & ~(0xf << 5), ~0);
65}
66
67static struct bus_type s3c6400_subsys = {
68	.name		= "s3c6400-core",
69	.dev_name	= "s3c6400-core",
70};
71
72static struct device s3c6400_dev = {
73	.bus	= &s3c6400_subsys,
74};
75
76static int __init s3c6400_core_init(void)
77{
78	/* Not applicable when using DT. */
79	if (of_have_populated_dt() || soc_is_s3c64xx())
80		return 0;
81
82	return subsys_system_register(&s3c6400_subsys, NULL);
83}
84
85core_initcall(s3c6400_core_init);
86
87int __init s3c6400_init(void)
88{
89	printk("S3C6400: Initialising architecture\n");
90
91	return device_register(&s3c6400_dev);
92}