Linux Audio

Check our new training course

Loading...
v3.5.6
 
  1/*
  2 * OMAP hardware spinlock driver
  3 *
  4 * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com
  5 *
  6 * Contact: Simon Que <sque@ti.com>
  7 *          Hari Kanigeri <h-kanigeri2@ti.com>
  8 *          Ohad Ben-Cohen <ohad@wizery.com>
  9 *
 10 * This program is free software; you can redistribute it and/or
 11 * modify it under the terms of the GNU General Public License
 12 * version 2 as published by the Free Software Foundation.
 13 *
 14 * This program is distributed in the hope that it will be useful, but
 15 * WITHOUT ANY WARRANTY; without even the implied warranty of
 16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 17 * General Public License for more details.
 18 */
 19
 20#include <linux/kernel.h>
 21#include <linux/module.h>
 22#include <linux/device.h>
 23#include <linux/delay.h>
 24#include <linux/io.h>
 25#include <linux/bitops.h>
 26#include <linux/pm_runtime.h>
 27#include <linux/slab.h>
 28#include <linux/spinlock.h>
 29#include <linux/hwspinlock.h>
 
 30#include <linux/platform_device.h>
 31
 32#include "hwspinlock_internal.h"
 33
 34/* Spinlock register offsets */
 35#define SYSSTATUS_OFFSET		0x0014
 36#define LOCK_BASE_OFFSET		0x0800
 37
 38#define SPINLOCK_NUMLOCKS_BIT_OFFSET	(24)
 39
 40/* Possible values of SPINLOCK_LOCK_REG */
 41#define SPINLOCK_NOTTAKEN		(0)	/* free */
 42#define SPINLOCK_TAKEN			(1)	/* locked */
 43
 44static int omap_hwspinlock_trylock(struct hwspinlock *lock)
 45{
 46	void __iomem *lock_addr = lock->priv;
 47
 48	/* attempt to acquire the lock by reading its value */
 49	return (SPINLOCK_NOTTAKEN == readl(lock_addr));
 50}
 51
 52static void omap_hwspinlock_unlock(struct hwspinlock *lock)
 53{
 54	void __iomem *lock_addr = lock->priv;
 55
 56	/* release the lock by writing 0 to it */
 57	writel(SPINLOCK_NOTTAKEN, lock_addr);
 58}
 59
 60/*
 61 * relax the OMAP interconnect while spinning on it.
 62 *
 63 * The specs recommended that the retry delay time will be
 64 * just over half of the time that a requester would be
 65 * expected to hold the lock.
 66 *
 67 * The number below is taken from an hardware specs example,
 68 * obviously it is somewhat arbitrary.
 69 */
 70static void omap_hwspinlock_relax(struct hwspinlock *lock)
 71{
 72	ndelay(50);
 73}
 74
 75static const struct hwspinlock_ops omap_hwspinlock_ops = {
 76	.trylock = omap_hwspinlock_trylock,
 77	.unlock = omap_hwspinlock_unlock,
 78	.relax = omap_hwspinlock_relax,
 79};
 80
 81static int __devinit omap_hwspinlock_probe(struct platform_device *pdev)
 82{
 83	struct hwspinlock_pdata *pdata = pdev->dev.platform_data;
 84	struct hwspinlock_device *bank;
 85	struct hwspinlock *hwlock;
 86	struct resource *res;
 87	void __iomem *io_base;
 88	int num_locks, i, ret;
 
 
 89
 90	if (!pdata)
 91		return -ENODEV;
 92
 93	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
 94	if (!res)
 95		return -ENODEV;
 96
 97	io_base = ioremap(res->start, resource_size(res));
 98	if (!io_base)
 99		return -ENOMEM;
100
 
 
 
 
 
 
 
 
 
 
 
101	/* Determine number of locks */
102	i = readl(io_base + SYSSTATUS_OFFSET);
103	i >>= SPINLOCK_NUMLOCKS_BIT_OFFSET;
104
 
 
 
 
 
 
 
 
105	/* one of the four lsb's must be set, and nothing else */
106	if (hweight_long(i & 0xf) != 1 || i > 8) {
107		ret = -EINVAL;
108		goto iounmap_base;
109	}
110
111	num_locks = i * 32; /* actual number of locks in this device */
112
113	bank = kzalloc(sizeof(*bank) + num_locks * sizeof(*hwlock), GFP_KERNEL);
114	if (!bank) {
115		ret = -ENOMEM;
116		goto iounmap_base;
117	}
118
119	platform_set_drvdata(pdev, bank);
120
121	for (i = 0, hwlock = &bank->lock[0]; i < num_locks; i++, hwlock++)
122		hwlock->priv = io_base + LOCK_BASE_OFFSET + sizeof(u32) * i;
123
124	/*
125	 * runtime PM will make sure the clock of this module is
126	 * enabled iff at least one lock is requested
127	 */
128	pm_runtime_enable(&pdev->dev);
129
130	ret = hwspin_lock_register(bank, &pdev->dev, &omap_hwspinlock_ops,
131						pdata->base_id, num_locks);
132	if (ret)
133		goto reg_fail;
134
 
 
 
135	return 0;
136
137reg_fail:
138	pm_runtime_disable(&pdev->dev);
139	kfree(bank);
140iounmap_base:
 
141	iounmap(io_base);
142	return ret;
143}
144
145static int __devexit omap_hwspinlock_remove(struct platform_device *pdev)
146{
147	struct hwspinlock_device *bank = platform_get_drvdata(pdev);
148	void __iomem *io_base = bank->lock[0].priv - LOCK_BASE_OFFSET;
149	int ret;
150
151	ret = hwspin_lock_unregister(bank);
152	if (ret) {
153		dev_err(&pdev->dev, "%s failed: %d\n", __func__, ret);
154		return ret;
155	}
156
157	pm_runtime_disable(&pdev->dev);
158	iounmap(io_base);
159	kfree(bank);
160
161	return 0;
162}
163
 
 
 
 
 
 
 
164static struct platform_driver omap_hwspinlock_driver = {
165	.probe		= omap_hwspinlock_probe,
166	.remove		= __devexit_p(omap_hwspinlock_remove),
167	.driver		= {
168		.name	= "omap_hwspinlock",
169		.owner	= THIS_MODULE,
170	},
171};
172
173static int __init omap_hwspinlock_init(void)
174{
175	return platform_driver_register(&omap_hwspinlock_driver);
176}
177/* board init code might need to reserve hwspinlocks for predefined purposes */
178postcore_initcall(omap_hwspinlock_init);
179
180static void __exit omap_hwspinlock_exit(void)
181{
182	platform_driver_unregister(&omap_hwspinlock_driver);
183}
184module_exit(omap_hwspinlock_exit);
185
186MODULE_LICENSE("GPL v2");
187MODULE_DESCRIPTION("Hardware spinlock driver for OMAP");
188MODULE_AUTHOR("Simon Que <sque@ti.com>");
189MODULE_AUTHOR("Hari Kanigeri <h-kanigeri2@ti.com>");
190MODULE_AUTHOR("Ohad Ben-Cohen <ohad@wizery.com>");
v5.4
  1// SPDX-License-Identifier: GPL-2.0
  2/*
  3 * OMAP hardware spinlock driver
  4 *
  5 * Copyright (C) 2010-2015 Texas Instruments Incorporated - http://www.ti.com
  6 *
  7 * Contact: Simon Que <sque@ti.com>
  8 *          Hari Kanigeri <h-kanigeri2@ti.com>
  9 *          Ohad Ben-Cohen <ohad@wizery.com>
 
 
 
 
 
 
 
 
 
 10 */
 11
 12#include <linux/kernel.h>
 13#include <linux/module.h>
 14#include <linux/device.h>
 15#include <linux/delay.h>
 16#include <linux/io.h>
 17#include <linux/bitops.h>
 18#include <linux/pm_runtime.h>
 19#include <linux/slab.h>
 20#include <linux/spinlock.h>
 21#include <linux/hwspinlock.h>
 22#include <linux/of.h>
 23#include <linux/platform_device.h>
 24
 25#include "hwspinlock_internal.h"
 26
 27/* Spinlock register offsets */
 28#define SYSSTATUS_OFFSET		0x0014
 29#define LOCK_BASE_OFFSET		0x0800
 30
 31#define SPINLOCK_NUMLOCKS_BIT_OFFSET	(24)
 32
 33/* Possible values of SPINLOCK_LOCK_REG */
 34#define SPINLOCK_NOTTAKEN		(0)	/* free */
 35#define SPINLOCK_TAKEN			(1)	/* locked */
 36
 37static int omap_hwspinlock_trylock(struct hwspinlock *lock)
 38{
 39	void __iomem *lock_addr = lock->priv;
 40
 41	/* attempt to acquire the lock by reading its value */
 42	return (SPINLOCK_NOTTAKEN == readl(lock_addr));
 43}
 44
 45static void omap_hwspinlock_unlock(struct hwspinlock *lock)
 46{
 47	void __iomem *lock_addr = lock->priv;
 48
 49	/* release the lock by writing 0 to it */
 50	writel(SPINLOCK_NOTTAKEN, lock_addr);
 51}
 52
 53/*
 54 * relax the OMAP interconnect while spinning on it.
 55 *
 56 * The specs recommended that the retry delay time will be
 57 * just over half of the time that a requester would be
 58 * expected to hold the lock.
 59 *
 60 * The number below is taken from an hardware specs example,
 61 * obviously it is somewhat arbitrary.
 62 */
 63static void omap_hwspinlock_relax(struct hwspinlock *lock)
 64{
 65	ndelay(50);
 66}
 67
 68static const struct hwspinlock_ops omap_hwspinlock_ops = {
 69	.trylock = omap_hwspinlock_trylock,
 70	.unlock = omap_hwspinlock_unlock,
 71	.relax = omap_hwspinlock_relax,
 72};
 73
 74static int omap_hwspinlock_probe(struct platform_device *pdev)
 75{
 76	struct device_node *node = pdev->dev.of_node;
 77	struct hwspinlock_device *bank;
 78	struct hwspinlock *hwlock;
 79	struct resource *res;
 80	void __iomem *io_base;
 81	int num_locks, i, ret;
 82	/* Only a single hwspinlock block device is supported */
 83	int base_id = 0;
 84
 85	if (!node)
 86		return -ENODEV;
 87
 88	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
 89	if (!res)
 90		return -ENODEV;
 91
 92	io_base = ioremap(res->start, resource_size(res));
 93	if (!io_base)
 94		return -ENOMEM;
 95
 96	/*
 97	 * make sure the module is enabled and clocked before reading
 98	 * the module SYSSTATUS register
 99	 */
100	pm_runtime_enable(&pdev->dev);
101	ret = pm_runtime_get_sync(&pdev->dev);
102	if (ret < 0) {
103		pm_runtime_put_noidle(&pdev->dev);
104		goto iounmap_base;
105	}
106
107	/* Determine number of locks */
108	i = readl(io_base + SYSSTATUS_OFFSET);
109	i >>= SPINLOCK_NUMLOCKS_BIT_OFFSET;
110
111	/*
112	 * runtime PM will make sure the clock of this module is
113	 * enabled again iff at least one lock is requested
114	 */
115	ret = pm_runtime_put(&pdev->dev);
116	if (ret < 0)
117		goto iounmap_base;
118
119	/* one of the four lsb's must be set, and nothing else */
120	if (hweight_long(i & 0xf) != 1 || i > 8) {
121		ret = -EINVAL;
122		goto iounmap_base;
123	}
124
125	num_locks = i * 32; /* actual number of locks in this device */
126
127	bank = kzalloc(struct_size(bank, lock, num_locks), GFP_KERNEL);
128	if (!bank) {
129		ret = -ENOMEM;
130		goto iounmap_base;
131	}
132
133	platform_set_drvdata(pdev, bank);
134
135	for (i = 0, hwlock = &bank->lock[0]; i < num_locks; i++, hwlock++)
136		hwlock->priv = io_base + LOCK_BASE_OFFSET + sizeof(u32) * i;
137
 
 
 
 
 
 
138	ret = hwspin_lock_register(bank, &pdev->dev, &omap_hwspinlock_ops,
139						base_id, num_locks);
140	if (ret)
141		goto reg_fail;
142
143	dev_dbg(&pdev->dev, "Registered %d locks with HwSpinlock core\n",
144		num_locks);
145
146	return 0;
147
148reg_fail:
 
149	kfree(bank);
150iounmap_base:
151	pm_runtime_disable(&pdev->dev);
152	iounmap(io_base);
153	return ret;
154}
155
156static int omap_hwspinlock_remove(struct platform_device *pdev)
157{
158	struct hwspinlock_device *bank = platform_get_drvdata(pdev);
159	void __iomem *io_base = bank->lock[0].priv - LOCK_BASE_OFFSET;
160	int ret;
161
162	ret = hwspin_lock_unregister(bank);
163	if (ret) {
164		dev_err(&pdev->dev, "%s failed: %d\n", __func__, ret);
165		return ret;
166	}
167
168	pm_runtime_disable(&pdev->dev);
169	iounmap(io_base);
170	kfree(bank);
171
172	return 0;
173}
174
175static const struct of_device_id omap_hwspinlock_of_match[] = {
176	{ .compatible = "ti,omap4-hwspinlock", },
177	{ .compatible = "ti,am654-hwspinlock", },
178	{ /* end */ },
179};
180MODULE_DEVICE_TABLE(of, omap_hwspinlock_of_match);
181
182static struct platform_driver omap_hwspinlock_driver = {
183	.probe		= omap_hwspinlock_probe,
184	.remove		= omap_hwspinlock_remove,
185	.driver		= {
186		.name	= "omap_hwspinlock",
187		.of_match_table = of_match_ptr(omap_hwspinlock_of_match),
188	},
189};
190
191static int __init omap_hwspinlock_init(void)
192{
193	return platform_driver_register(&omap_hwspinlock_driver);
194}
195/* board init code might need to reserve hwspinlocks for predefined purposes */
196postcore_initcall(omap_hwspinlock_init);
197
198static void __exit omap_hwspinlock_exit(void)
199{
200	platform_driver_unregister(&omap_hwspinlock_driver);
201}
202module_exit(omap_hwspinlock_exit);
203
204MODULE_LICENSE("GPL v2");
205MODULE_DESCRIPTION("Hardware spinlock driver for OMAP");
206MODULE_AUTHOR("Simon Que <sque@ti.com>");
207MODULE_AUTHOR("Hari Kanigeri <h-kanigeri2@ti.com>");
208MODULE_AUTHOR("Ohad Ben-Cohen <ohad@wizery.com>");