Loading...
1/*
2 * linux/arch/arm/kernel/bios32.c
3 *
4 * PCI bios-type initialisation for PCI machines
5 *
6 * Bits taken from various places.
7 */
8#include <linux/export.h>
9#include <linux/kernel.h>
10#include <linux/pci.h>
11#include <linux/slab.h>
12#include <linux/init.h>
13#include <linux/io.h>
14
15#include <asm/mach-types.h>
16#include <asm/mach/pci.h>
17
18static int debug_pci;
19
20/*
21 * We can't use pci_find_device() here since we are
22 * called from interrupt context.
23 */
24static void pcibios_bus_report_status(struct pci_bus *bus, u_int status_mask, int warn)
25{
26 struct pci_dev *dev;
27
28 list_for_each_entry(dev, &bus->devices, bus_list) {
29 u16 status;
30
31 /*
32 * ignore host bridge - we handle
33 * that separately
34 */
35 if (dev->bus->number == 0 && dev->devfn == 0)
36 continue;
37
38 pci_read_config_word(dev, PCI_STATUS, &status);
39 if (status == 0xffff)
40 continue;
41
42 if ((status & status_mask) == 0)
43 continue;
44
45 /* clear the status errors */
46 pci_write_config_word(dev, PCI_STATUS, status & status_mask);
47
48 if (warn)
49 printk("(%s: %04X) ", pci_name(dev), status);
50 }
51
52 list_for_each_entry(dev, &bus->devices, bus_list)
53 if (dev->subordinate)
54 pcibios_bus_report_status(dev->subordinate, status_mask, warn);
55}
56
57void pcibios_report_status(u_int status_mask, int warn)
58{
59 struct list_head *l;
60
61 list_for_each(l, &pci_root_buses) {
62 struct pci_bus *bus = pci_bus_b(l);
63
64 pcibios_bus_report_status(bus, status_mask, warn);
65 }
66}
67
68/*
69 * We don't use this to fix the device, but initialisation of it.
70 * It's not the correct use for this, but it works.
71 * Note that the arbiter/ISA bridge appears to be buggy, specifically in
72 * the following area:
73 * 1. park on CPU
74 * 2. ISA bridge ping-pong
75 * 3. ISA bridge master handling of target RETRY
76 *
77 * Bug 3 is responsible for the sound DMA grinding to a halt. We now
78 * live with bug 2.
79 */
80static void __devinit pci_fixup_83c553(struct pci_dev *dev)
81{
82 /*
83 * Set memory region to start at address 0, and enable IO
84 */
85 pci_write_config_dword(dev, PCI_BASE_ADDRESS_0, PCI_BASE_ADDRESS_SPACE_MEMORY);
86 pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_IO);
87
88 dev->resource[0].end -= dev->resource[0].start;
89 dev->resource[0].start = 0;
90
91 /*
92 * All memory requests from ISA to be channelled to PCI
93 */
94 pci_write_config_byte(dev, 0x48, 0xff);
95
96 /*
97 * Enable ping-pong on bus master to ISA bridge transactions.
98 * This improves the sound DMA substantially. The fixed
99 * priority arbiter also helps (see below).
100 */
101 pci_write_config_byte(dev, 0x42, 0x01);
102
103 /*
104 * Enable PCI retry
105 */
106 pci_write_config_byte(dev, 0x40, 0x22);
107
108 /*
109 * We used to set the arbiter to "park on last master" (bit
110 * 1 set), but unfortunately the CyberPro does not park the
111 * bus. We must therefore park on CPU. Unfortunately, this
112 * may trigger yet another bug in the 553.
113 */
114 pci_write_config_byte(dev, 0x83, 0x02);
115
116 /*
117 * Make the ISA DMA request lowest priority, and disable
118 * rotating priorities completely.
119 */
120 pci_write_config_byte(dev, 0x80, 0x11);
121 pci_write_config_byte(dev, 0x81, 0x00);
122
123 /*
124 * Route INTA input to IRQ 11, and set IRQ11 to be level
125 * sensitive.
126 */
127 pci_write_config_word(dev, 0x44, 0xb000);
128 outb(0x08, 0x4d1);
129}
130DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_WINBOND, PCI_DEVICE_ID_WINBOND_83C553, pci_fixup_83c553);
131
132static void __devinit pci_fixup_unassign(struct pci_dev *dev)
133{
134 dev->resource[0].end -= dev->resource[0].start;
135 dev->resource[0].start = 0;
136}
137DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_WINBOND2, PCI_DEVICE_ID_WINBOND2_89C940F, pci_fixup_unassign);
138
139/*
140 * Prevent the PCI layer from seeing the resources allocated to this device
141 * if it is the host bridge by marking it as such. These resources are of
142 * no consequence to the PCI layer (they are handled elsewhere).
143 */
144static void __devinit pci_fixup_dec21285(struct pci_dev *dev)
145{
146 int i;
147
148 if (dev->devfn == 0) {
149 dev->class &= 0xff;
150 dev->class |= PCI_CLASS_BRIDGE_HOST << 8;
151 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
152 dev->resource[i].start = 0;
153 dev->resource[i].end = 0;
154 dev->resource[i].flags = 0;
155 }
156 }
157}
158DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_21285, pci_fixup_dec21285);
159
160/*
161 * PCI IDE controllers use non-standard I/O port decoding, respect it.
162 */
163static void __devinit pci_fixup_ide_bases(struct pci_dev *dev)
164{
165 struct resource *r;
166 int i;
167
168 if ((dev->class >> 8) != PCI_CLASS_STORAGE_IDE)
169 return;
170
171 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
172 r = dev->resource + i;
173 if ((r->start & ~0x80) == 0x374) {
174 r->start |= 2;
175 r->end = r->start;
176 }
177 }
178}
179DECLARE_PCI_FIXUP_HEADER(PCI_ANY_ID, PCI_ANY_ID, pci_fixup_ide_bases);
180
181/*
182 * Put the DEC21142 to sleep
183 */
184static void __devinit pci_fixup_dec21142(struct pci_dev *dev)
185{
186 pci_write_config_dword(dev, 0x40, 0x80000000);
187}
188DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_21142, pci_fixup_dec21142);
189
190/*
191 * The CY82C693 needs some rather major fixups to ensure that it does
192 * the right thing. Idea from the Alpha people, with a few additions.
193 *
194 * We ensure that the IDE base registers are set to 1f0/3f4 for the
195 * primary bus, and 170/374 for the secondary bus. Also, hide them
196 * from the PCI subsystem view as well so we won't try to perform
197 * our own auto-configuration on them.
198 *
199 * In addition, we ensure that the PCI IDE interrupts are routed to
200 * IRQ 14 and IRQ 15 respectively.
201 *
202 * The above gets us to a point where the IDE on this device is
203 * functional. However, The CY82C693U _does not work_ in bus
204 * master mode without locking the PCI bus solid.
205 */
206static void __devinit pci_fixup_cy82c693(struct pci_dev *dev)
207{
208 if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE) {
209 u32 base0, base1;
210
211 if (dev->class & 0x80) { /* primary */
212 base0 = 0x1f0;
213 base1 = 0x3f4;
214 } else { /* secondary */
215 base0 = 0x170;
216 base1 = 0x374;
217 }
218
219 pci_write_config_dword(dev, PCI_BASE_ADDRESS_0,
220 base0 | PCI_BASE_ADDRESS_SPACE_IO);
221 pci_write_config_dword(dev, PCI_BASE_ADDRESS_1,
222 base1 | PCI_BASE_ADDRESS_SPACE_IO);
223
224 dev->resource[0].start = 0;
225 dev->resource[0].end = 0;
226 dev->resource[0].flags = 0;
227
228 dev->resource[1].start = 0;
229 dev->resource[1].end = 0;
230 dev->resource[1].flags = 0;
231 } else if (PCI_FUNC(dev->devfn) == 0) {
232 /*
233 * Setup IDE IRQ routing.
234 */
235 pci_write_config_byte(dev, 0x4b, 14);
236 pci_write_config_byte(dev, 0x4c, 15);
237
238 /*
239 * Disable FREQACK handshake, enable USB.
240 */
241 pci_write_config_byte(dev, 0x4d, 0x41);
242
243 /*
244 * Enable PCI retry, and PCI post-write buffer.
245 */
246 pci_write_config_byte(dev, 0x44, 0x17);
247
248 /*
249 * Enable ISA master and DMA post write buffering.
250 */
251 pci_write_config_byte(dev, 0x45, 0x03);
252 }
253}
254DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_CONTAQ, PCI_DEVICE_ID_CONTAQ_82C693, pci_fixup_cy82c693);
255
256static void __init pci_fixup_it8152(struct pci_dev *dev)
257{
258 int i;
259 /* fixup for ITE 8152 devices */
260 /* FIXME: add defines for class 0x68000 and 0x80103 */
261 if ((dev->class >> 8) == PCI_CLASS_BRIDGE_HOST ||
262 dev->class == 0x68000 ||
263 dev->class == 0x80103) {
264 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
265 dev->resource[i].start = 0;
266 dev->resource[i].end = 0;
267 dev->resource[i].flags = 0;
268 }
269 }
270}
271DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8152, pci_fixup_it8152);
272
273
274
275void __devinit pcibios_update_irq(struct pci_dev *dev, int irq)
276{
277 if (debug_pci)
278 printk("PCI: Assigning IRQ %02d to %s\n", irq, pci_name(dev));
279 pci_write_config_byte(dev, PCI_INTERRUPT_LINE, irq);
280}
281
282/*
283 * If the bus contains any of these devices, then we must not turn on
284 * parity checking of any kind. Currently this is CyberPro 20x0 only.
285 */
286static inline int pdev_bad_for_parity(struct pci_dev *dev)
287{
288 return ((dev->vendor == PCI_VENDOR_ID_INTERG &&
289 (dev->device == PCI_DEVICE_ID_INTERG_2000 ||
290 dev->device == PCI_DEVICE_ID_INTERG_2010)) ||
291 (dev->vendor == PCI_VENDOR_ID_ITE &&
292 dev->device == PCI_DEVICE_ID_ITE_8152));
293
294}
295
296/*
297 * pcibios_fixup_bus - Called after each bus is probed,
298 * but before its children are examined.
299 */
300void pcibios_fixup_bus(struct pci_bus *bus)
301{
302 struct pci_dev *dev;
303 u16 features = PCI_COMMAND_SERR | PCI_COMMAND_PARITY | PCI_COMMAND_FAST_BACK;
304
305 /*
306 * Walk the devices on this bus, working out what we can
307 * and can't support.
308 */
309 list_for_each_entry(dev, &bus->devices, bus_list) {
310 u16 status;
311
312 pci_read_config_word(dev, PCI_STATUS, &status);
313
314 /*
315 * If any device on this bus does not support fast back
316 * to back transfers, then the bus as a whole is not able
317 * to support them. Having fast back to back transfers
318 * on saves us one PCI cycle per transaction.
319 */
320 if (!(status & PCI_STATUS_FAST_BACK))
321 features &= ~PCI_COMMAND_FAST_BACK;
322
323 if (pdev_bad_for_parity(dev))
324 features &= ~(PCI_COMMAND_SERR | PCI_COMMAND_PARITY);
325
326 switch (dev->class >> 8) {
327 case PCI_CLASS_BRIDGE_PCI:
328 pci_read_config_word(dev, PCI_BRIDGE_CONTROL, &status);
329 status |= PCI_BRIDGE_CTL_PARITY|PCI_BRIDGE_CTL_MASTER_ABORT;
330 status &= ~(PCI_BRIDGE_CTL_BUS_RESET|PCI_BRIDGE_CTL_FAST_BACK);
331 pci_write_config_word(dev, PCI_BRIDGE_CONTROL, status);
332 break;
333
334 case PCI_CLASS_BRIDGE_CARDBUS:
335 pci_read_config_word(dev, PCI_CB_BRIDGE_CONTROL, &status);
336 status |= PCI_CB_BRIDGE_CTL_PARITY|PCI_CB_BRIDGE_CTL_MASTER_ABORT;
337 pci_write_config_word(dev, PCI_CB_BRIDGE_CONTROL, status);
338 break;
339 }
340 }
341
342 /*
343 * Now walk the devices again, this time setting them up.
344 */
345 list_for_each_entry(dev, &bus->devices, bus_list) {
346 u16 cmd;
347
348 pci_read_config_word(dev, PCI_COMMAND, &cmd);
349 cmd |= features;
350 pci_write_config_word(dev, PCI_COMMAND, cmd);
351
352 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE,
353 L1_CACHE_BYTES >> 2);
354 }
355
356 /*
357 * Propagate the flags to the PCI bridge.
358 */
359 if (bus->self && bus->self->hdr_type == PCI_HEADER_TYPE_BRIDGE) {
360 if (features & PCI_COMMAND_FAST_BACK)
361 bus->bridge_ctl |= PCI_BRIDGE_CTL_FAST_BACK;
362 if (features & PCI_COMMAND_PARITY)
363 bus->bridge_ctl |= PCI_BRIDGE_CTL_PARITY;
364 }
365
366 /*
367 * Report what we did for this bus
368 */
369 printk(KERN_INFO "PCI: bus%d: Fast back to back transfers %sabled\n",
370 bus->number, (features & PCI_COMMAND_FAST_BACK) ? "en" : "dis");
371}
372#ifdef CONFIG_HOTPLUG
373EXPORT_SYMBOL(pcibios_fixup_bus);
374#endif
375
376/*
377 * Swizzle the device pin each time we cross a bridge. If a platform does
378 * not provide a swizzle function, we perform the standard PCI swizzling.
379 *
380 * The default swizzling walks up the bus tree one level at a time, applying
381 * the standard swizzle function at each step, stopping when it finds the PCI
382 * root bus. This will return the slot number of the bridge device on the
383 * root bus and the interrupt pin on that device which should correspond
384 * with the downstream device interrupt.
385 *
386 * Platforms may override this, in which case the slot and pin returned
387 * depend entirely on the platform code. However, please note that the
388 * PCI standard swizzle is implemented on plug-in cards and Cardbus based
389 * PCI extenders, so it can not be ignored.
390 */
391static u8 __devinit pcibios_swizzle(struct pci_dev *dev, u8 *pin)
392{
393 struct pci_sys_data *sys = dev->sysdata;
394 int slot, oldpin = *pin;
395
396 if (sys->swizzle)
397 slot = sys->swizzle(dev, pin);
398 else
399 slot = pci_common_swizzle(dev, pin);
400
401 if (debug_pci)
402 printk("PCI: %s swizzling pin %d => pin %d slot %d\n",
403 pci_name(dev), oldpin, *pin, slot);
404
405 return slot;
406}
407
408/*
409 * Map a slot/pin to an IRQ.
410 */
411static int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
412{
413 struct pci_sys_data *sys = dev->sysdata;
414 int irq = -1;
415
416 if (sys->map_irq)
417 irq = sys->map_irq(dev, slot, pin);
418
419 if (debug_pci)
420 printk("PCI: %s mapping slot %d pin %d => irq %d\n",
421 pci_name(dev), slot, pin, irq);
422
423 return irq;
424}
425
426static void __init pcibios_init_hw(struct hw_pci *hw, struct list_head *head)
427{
428 struct pci_sys_data *sys = NULL;
429 int ret;
430 int nr, busnr;
431
432 for (nr = busnr = 0; nr < hw->nr_controllers; nr++) {
433 sys = kzalloc(sizeof(struct pci_sys_data), GFP_KERNEL);
434 if (!sys)
435 panic("PCI: unable to allocate sys data!");
436
437#ifdef CONFIG_PCI_DOMAINS
438 sys->domain = hw->domain;
439#endif
440 sys->busnr = busnr;
441 sys->swizzle = hw->swizzle;
442 sys->map_irq = hw->map_irq;
443 INIT_LIST_HEAD(&sys->resources);
444
445 ret = hw->setup(nr, sys);
446
447 if (ret > 0) {
448 if (list_empty(&sys->resources)) {
449 pci_add_resource_offset(&sys->resources,
450 &ioport_resource, sys->io_offset);
451 pci_add_resource_offset(&sys->resources,
452 &iomem_resource, sys->mem_offset);
453 }
454
455 if (hw->scan)
456 sys->bus = hw->scan(nr, sys);
457 else
458 sys->bus = pci_scan_root_bus(NULL, sys->busnr,
459 hw->ops, sys, &sys->resources);
460
461 if (!sys->bus)
462 panic("PCI: unable to scan bus!");
463
464 busnr = sys->bus->subordinate + 1;
465
466 list_add(&sys->node, head);
467 } else {
468 kfree(sys);
469 if (ret < 0)
470 break;
471 }
472 }
473}
474
475void __init pci_common_init(struct hw_pci *hw)
476{
477 struct pci_sys_data *sys;
478 LIST_HEAD(head);
479
480 pci_add_flags(PCI_REASSIGN_ALL_RSRC);
481 if (hw->preinit)
482 hw->preinit();
483 pcibios_init_hw(hw, &head);
484 if (hw->postinit)
485 hw->postinit();
486
487 pci_fixup_irqs(pcibios_swizzle, pcibios_map_irq);
488
489 list_for_each_entry(sys, &head, node) {
490 struct pci_bus *bus = sys->bus;
491
492 if (!pci_has_flag(PCI_PROBE_ONLY)) {
493 /*
494 * Size the bridge windows.
495 */
496 pci_bus_size_bridges(bus);
497
498 /*
499 * Assign resources.
500 */
501 pci_bus_assign_resources(bus);
502
503 /*
504 * Enable bridges
505 */
506 pci_enable_bridges(bus);
507 }
508
509 /*
510 * Tell drivers about devices found.
511 */
512 pci_bus_add_devices(bus);
513 }
514}
515
516#ifndef CONFIG_PCI_HOST_ITE8152
517void pcibios_set_master(struct pci_dev *dev)
518{
519 /* No special bus mastering setup handling */
520}
521#endif
522
523char * __init pcibios_setup(char *str)
524{
525 if (!strcmp(str, "debug")) {
526 debug_pci = 1;
527 return NULL;
528 } else if (!strcmp(str, "firmware")) {
529 pci_add_flags(PCI_PROBE_ONLY);
530 return NULL;
531 }
532 return str;
533}
534
535/*
536 * From arch/i386/kernel/pci-i386.c:
537 *
538 * We need to avoid collisions with `mirrored' VGA ports
539 * and other strange ISA hardware, so we always want the
540 * addresses to be allocated in the 0x000-0x0ff region
541 * modulo 0x400.
542 *
543 * Why? Because some silly external IO cards only decode
544 * the low 10 bits of the IO address. The 0x00-0xff region
545 * is reserved for motherboard devices that decode all 16
546 * bits, so it's ok to allocate at, say, 0x2800-0x28ff,
547 * but we want to try to avoid allocating at 0x2900-0x2bff
548 * which might be mirrored at 0x0100-0x03ff..
549 */
550resource_size_t pcibios_align_resource(void *data, const struct resource *res,
551 resource_size_t size, resource_size_t align)
552{
553 resource_size_t start = res->start;
554
555 if (res->flags & IORESOURCE_IO && start & 0x300)
556 start = (start + 0x3ff) & ~0x3ff;
557
558 start = (start + align - 1) & ~(align - 1);
559
560 return start;
561}
562
563/**
564 * pcibios_enable_device - Enable I/O and memory.
565 * @dev: PCI device to be enabled
566 */
567int pcibios_enable_device(struct pci_dev *dev, int mask)
568{
569 u16 cmd, old_cmd;
570 int idx;
571 struct resource *r;
572
573 pci_read_config_word(dev, PCI_COMMAND, &cmd);
574 old_cmd = cmd;
575 for (idx = 0; idx < 6; idx++) {
576 /* Only set up the requested stuff */
577 if (!(mask & (1 << idx)))
578 continue;
579
580 r = dev->resource + idx;
581 if (!r->start && r->end) {
582 printk(KERN_ERR "PCI: Device %s not available because"
583 " of resource collisions\n", pci_name(dev));
584 return -EINVAL;
585 }
586 if (r->flags & IORESOURCE_IO)
587 cmd |= PCI_COMMAND_IO;
588 if (r->flags & IORESOURCE_MEM)
589 cmd |= PCI_COMMAND_MEMORY;
590 }
591
592 /*
593 * Bridges (eg, cardbus bridges) need to be fully enabled
594 */
595 if ((dev->class >> 16) == PCI_BASE_CLASS_BRIDGE)
596 cmd |= PCI_COMMAND_IO | PCI_COMMAND_MEMORY;
597
598 if (cmd != old_cmd) {
599 printk("PCI: enabling device %s (%04x -> %04x)\n",
600 pci_name(dev), old_cmd, cmd);
601 pci_write_config_word(dev, PCI_COMMAND, cmd);
602 }
603 return 0;
604}
605
606int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
607 enum pci_mmap_state mmap_state, int write_combine)
608{
609 struct pci_sys_data *root = dev->sysdata;
610 unsigned long phys;
611
612 if (mmap_state == pci_mmap_io) {
613 return -EINVAL;
614 } else {
615 phys = vma->vm_pgoff + (root->mem_offset >> PAGE_SHIFT);
616 }
617
618 /*
619 * Mark this as IO
620 */
621 vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
622
623 if (remap_pfn_range(vma, vma->vm_start, phys,
624 vma->vm_end - vma->vm_start,
625 vma->vm_page_prot))
626 return -EAGAIN;
627
628 return 0;
629}
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * linux/arch/arm/kernel/bios32.c
4 *
5 * PCI bios-type initialisation for PCI machines
6 *
7 * Bits taken from various places.
8 */
9#include <linux/export.h>
10#include <linux/kernel.h>
11#include <linux/pci.h>
12#include <linux/slab.h>
13#include <linux/init.h>
14#include <linux/io.h>
15
16#include <asm/mach-types.h>
17#include <asm/mach/map.h>
18#include <asm/mach/pci.h>
19
20static int debug_pci;
21
22/*
23 * We can't use pci_get_device() here since we are
24 * called from interrupt context.
25 */
26static void pcibios_bus_report_status(struct pci_bus *bus, u_int status_mask, int warn)
27{
28 struct pci_dev *dev;
29
30 list_for_each_entry(dev, &bus->devices, bus_list) {
31 u16 status;
32
33 /*
34 * ignore host bridge - we handle
35 * that separately
36 */
37 if (dev->bus->number == 0 && dev->devfn == 0)
38 continue;
39
40 pci_read_config_word(dev, PCI_STATUS, &status);
41 if (status == 0xffff)
42 continue;
43
44 if ((status & status_mask) == 0)
45 continue;
46
47 /* clear the status errors */
48 pci_write_config_word(dev, PCI_STATUS, status & status_mask);
49
50 if (warn)
51 printk("(%s: %04X) ", pci_name(dev), status);
52 }
53
54 list_for_each_entry(dev, &bus->devices, bus_list)
55 if (dev->subordinate)
56 pcibios_bus_report_status(dev->subordinate, status_mask, warn);
57}
58
59void pcibios_report_status(u_int status_mask, int warn)
60{
61 struct pci_bus *bus;
62
63 list_for_each_entry(bus, &pci_root_buses, node)
64 pcibios_bus_report_status(bus, status_mask, warn);
65}
66
67/*
68 * We don't use this to fix the device, but initialisation of it.
69 * It's not the correct use for this, but it works.
70 * Note that the arbiter/ISA bridge appears to be buggy, specifically in
71 * the following area:
72 * 1. park on CPU
73 * 2. ISA bridge ping-pong
74 * 3. ISA bridge master handling of target RETRY
75 *
76 * Bug 3 is responsible for the sound DMA grinding to a halt. We now
77 * live with bug 2.
78 */
79static void pci_fixup_83c553(struct pci_dev *dev)
80{
81 /*
82 * Set memory region to start at address 0, and enable IO
83 */
84 pci_write_config_dword(dev, PCI_BASE_ADDRESS_0, PCI_BASE_ADDRESS_SPACE_MEMORY);
85 pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_IO);
86
87 dev->resource[0].end -= dev->resource[0].start;
88 dev->resource[0].start = 0;
89
90 /*
91 * All memory requests from ISA to be channelled to PCI
92 */
93 pci_write_config_byte(dev, 0x48, 0xff);
94
95 /*
96 * Enable ping-pong on bus master to ISA bridge transactions.
97 * This improves the sound DMA substantially. The fixed
98 * priority arbiter also helps (see below).
99 */
100 pci_write_config_byte(dev, 0x42, 0x01);
101
102 /*
103 * Enable PCI retry
104 */
105 pci_write_config_byte(dev, 0x40, 0x22);
106
107 /*
108 * We used to set the arbiter to "park on last master" (bit
109 * 1 set), but unfortunately the CyberPro does not park the
110 * bus. We must therefore park on CPU. Unfortunately, this
111 * may trigger yet another bug in the 553.
112 */
113 pci_write_config_byte(dev, 0x83, 0x02);
114
115 /*
116 * Make the ISA DMA request lowest priority, and disable
117 * rotating priorities completely.
118 */
119 pci_write_config_byte(dev, 0x80, 0x11);
120 pci_write_config_byte(dev, 0x81, 0x00);
121
122 /*
123 * Route INTA input to IRQ 11, and set IRQ11 to be level
124 * sensitive.
125 */
126 pci_write_config_word(dev, 0x44, 0xb000);
127 outb(0x08, 0x4d1);
128}
129DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_WINBOND, PCI_DEVICE_ID_WINBOND_83C553, pci_fixup_83c553);
130
131static void pci_fixup_unassign(struct pci_dev *dev)
132{
133 dev->resource[0].end -= dev->resource[0].start;
134 dev->resource[0].start = 0;
135}
136DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_WINBOND2, PCI_DEVICE_ID_WINBOND2_89C940F, pci_fixup_unassign);
137
138/*
139 * Prevent the PCI layer from seeing the resources allocated to this device
140 * if it is the host bridge by marking it as such. These resources are of
141 * no consequence to the PCI layer (they are handled elsewhere).
142 */
143static void pci_fixup_dec21285(struct pci_dev *dev)
144{
145 int i;
146
147 if (dev->devfn == 0) {
148 dev->class &= 0xff;
149 dev->class |= PCI_CLASS_BRIDGE_HOST << 8;
150 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
151 dev->resource[i].start = 0;
152 dev->resource[i].end = 0;
153 dev->resource[i].flags = 0;
154 }
155 }
156}
157DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_21285, pci_fixup_dec21285);
158
159/*
160 * PCI IDE controllers use non-standard I/O port decoding, respect it.
161 */
162static void pci_fixup_ide_bases(struct pci_dev *dev)
163{
164 struct resource *r;
165 int i;
166
167 if ((dev->class >> 8) != PCI_CLASS_STORAGE_IDE)
168 return;
169
170 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
171 r = dev->resource + i;
172 if ((r->start & ~0x80) == 0x374) {
173 r->start |= 2;
174 r->end = r->start;
175 }
176 }
177}
178DECLARE_PCI_FIXUP_HEADER(PCI_ANY_ID, PCI_ANY_ID, pci_fixup_ide_bases);
179
180/*
181 * Put the DEC21142 to sleep
182 */
183static void pci_fixup_dec21142(struct pci_dev *dev)
184{
185 pci_write_config_dword(dev, 0x40, 0x80000000);
186}
187DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_21142, pci_fixup_dec21142);
188
189/*
190 * The CY82C693 needs some rather major fixups to ensure that it does
191 * the right thing. Idea from the Alpha people, with a few additions.
192 *
193 * We ensure that the IDE base registers are set to 1f0/3f4 for the
194 * primary bus, and 170/374 for the secondary bus. Also, hide them
195 * from the PCI subsystem view as well so we won't try to perform
196 * our own auto-configuration on them.
197 *
198 * In addition, we ensure that the PCI IDE interrupts are routed to
199 * IRQ 14 and IRQ 15 respectively.
200 *
201 * The above gets us to a point where the IDE on this device is
202 * functional. However, The CY82C693U _does not work_ in bus
203 * master mode without locking the PCI bus solid.
204 */
205static void pci_fixup_cy82c693(struct pci_dev *dev)
206{
207 if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE) {
208 u32 base0, base1;
209
210 if (dev->class & 0x80) { /* primary */
211 base0 = 0x1f0;
212 base1 = 0x3f4;
213 } else { /* secondary */
214 base0 = 0x170;
215 base1 = 0x374;
216 }
217
218 pci_write_config_dword(dev, PCI_BASE_ADDRESS_0,
219 base0 | PCI_BASE_ADDRESS_SPACE_IO);
220 pci_write_config_dword(dev, PCI_BASE_ADDRESS_1,
221 base1 | PCI_BASE_ADDRESS_SPACE_IO);
222
223 dev->resource[0].start = 0;
224 dev->resource[0].end = 0;
225 dev->resource[0].flags = 0;
226
227 dev->resource[1].start = 0;
228 dev->resource[1].end = 0;
229 dev->resource[1].flags = 0;
230 } else if (PCI_FUNC(dev->devfn) == 0) {
231 /*
232 * Setup IDE IRQ routing.
233 */
234 pci_write_config_byte(dev, 0x4b, 14);
235 pci_write_config_byte(dev, 0x4c, 15);
236
237 /*
238 * Disable FREQACK handshake, enable USB.
239 */
240 pci_write_config_byte(dev, 0x4d, 0x41);
241
242 /*
243 * Enable PCI retry, and PCI post-write buffer.
244 */
245 pci_write_config_byte(dev, 0x44, 0x17);
246
247 /*
248 * Enable ISA master and DMA post write buffering.
249 */
250 pci_write_config_byte(dev, 0x45, 0x03);
251 }
252}
253DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_CONTAQ, PCI_DEVICE_ID_CONTAQ_82C693, pci_fixup_cy82c693);
254
255/*
256 * If the bus contains any of these devices, then we must not turn on
257 * parity checking of any kind. Currently this is CyberPro 20x0 only.
258 */
259static inline int pdev_bad_for_parity(struct pci_dev *dev)
260{
261 return ((dev->vendor == PCI_VENDOR_ID_INTERG &&
262 (dev->device == PCI_DEVICE_ID_INTERG_2000 ||
263 dev->device == PCI_DEVICE_ID_INTERG_2010)) ||
264 (dev->vendor == PCI_VENDOR_ID_ITE &&
265 dev->device == PCI_DEVICE_ID_ITE_8152));
266
267}
268
269/*
270 * pcibios_fixup_bus - Called after each bus is probed,
271 * but before its children are examined.
272 */
273void pcibios_fixup_bus(struct pci_bus *bus)
274{
275 struct pci_dev *dev;
276 u16 features = PCI_COMMAND_SERR | PCI_COMMAND_PARITY | PCI_COMMAND_FAST_BACK;
277
278 /*
279 * Walk the devices on this bus, working out what we can
280 * and can't support.
281 */
282 list_for_each_entry(dev, &bus->devices, bus_list) {
283 u16 status;
284
285 pci_read_config_word(dev, PCI_STATUS, &status);
286
287 /*
288 * If any device on this bus does not support fast back
289 * to back transfers, then the bus as a whole is not able
290 * to support them. Having fast back to back transfers
291 * on saves us one PCI cycle per transaction.
292 */
293 if (!(status & PCI_STATUS_FAST_BACK))
294 features &= ~PCI_COMMAND_FAST_BACK;
295
296 if (pdev_bad_for_parity(dev))
297 features &= ~(PCI_COMMAND_SERR | PCI_COMMAND_PARITY);
298
299 switch (dev->class >> 8) {
300 case PCI_CLASS_BRIDGE_PCI:
301 pci_read_config_word(dev, PCI_BRIDGE_CONTROL, &status);
302 status |= PCI_BRIDGE_CTL_PARITY|PCI_BRIDGE_CTL_MASTER_ABORT;
303 status &= ~(PCI_BRIDGE_CTL_BUS_RESET|PCI_BRIDGE_CTL_FAST_BACK);
304 pci_write_config_word(dev, PCI_BRIDGE_CONTROL, status);
305 break;
306
307 case PCI_CLASS_BRIDGE_CARDBUS:
308 pci_read_config_word(dev, PCI_CB_BRIDGE_CONTROL, &status);
309 status |= PCI_CB_BRIDGE_CTL_PARITY|PCI_CB_BRIDGE_CTL_MASTER_ABORT;
310 pci_write_config_word(dev, PCI_CB_BRIDGE_CONTROL, status);
311 break;
312 }
313 }
314
315 /*
316 * Now walk the devices again, this time setting them up.
317 */
318 list_for_each_entry(dev, &bus->devices, bus_list) {
319 u16 cmd;
320
321 pci_read_config_word(dev, PCI_COMMAND, &cmd);
322 cmd |= features;
323 pci_write_config_word(dev, PCI_COMMAND, cmd);
324
325 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE,
326 L1_CACHE_BYTES >> 2);
327 }
328
329 /*
330 * Propagate the flags to the PCI bridge.
331 */
332 if (bus->self && bus->self->hdr_type == PCI_HEADER_TYPE_BRIDGE) {
333 if (features & PCI_COMMAND_FAST_BACK)
334 bus->bridge_ctl |= PCI_BRIDGE_CTL_FAST_BACK;
335 if (features & PCI_COMMAND_PARITY)
336 bus->bridge_ctl |= PCI_BRIDGE_CTL_PARITY;
337 }
338
339 /*
340 * Report what we did for this bus
341 */
342 pr_info("PCI: bus%d: Fast back to back transfers %sabled\n",
343 bus->number, (features & PCI_COMMAND_FAST_BACK) ? "en" : "dis");
344}
345EXPORT_SYMBOL(pcibios_fixup_bus);
346
347/*
348 * Swizzle the device pin each time we cross a bridge. If a platform does
349 * not provide a swizzle function, we perform the standard PCI swizzling.
350 *
351 * The default swizzling walks up the bus tree one level at a time, applying
352 * the standard swizzle function at each step, stopping when it finds the PCI
353 * root bus. This will return the slot number of the bridge device on the
354 * root bus and the interrupt pin on that device which should correspond
355 * with the downstream device interrupt.
356 *
357 * Platforms may override this, in which case the slot and pin returned
358 * depend entirely on the platform code. However, please note that the
359 * PCI standard swizzle is implemented on plug-in cards and Cardbus based
360 * PCI extenders, so it can not be ignored.
361 */
362static u8 pcibios_swizzle(struct pci_dev *dev, u8 *pin)
363{
364 struct pci_sys_data *sys = dev->sysdata;
365 int slot, oldpin = *pin;
366
367 if (sys->swizzle)
368 slot = sys->swizzle(dev, pin);
369 else
370 slot = pci_common_swizzle(dev, pin);
371
372 if (debug_pci)
373 printk("PCI: %s swizzling pin %d => pin %d slot %d\n",
374 pci_name(dev), oldpin, *pin, slot);
375
376 return slot;
377}
378
379/*
380 * Map a slot/pin to an IRQ.
381 */
382static int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
383{
384 struct pci_sys_data *sys = dev->sysdata;
385 int irq = -1;
386
387 if (sys->map_irq)
388 irq = sys->map_irq(dev, slot, pin);
389
390 if (debug_pci)
391 printk("PCI: %s mapping slot %d pin %d => irq %d\n",
392 pci_name(dev), slot, pin, irq);
393
394 return irq;
395}
396
397static int pcibios_init_resource(int busnr, struct pci_sys_data *sys)
398{
399 int ret;
400 struct resource_entry *window;
401
402 if (list_empty(&sys->resources)) {
403 pci_add_resource_offset(&sys->resources,
404 &iomem_resource, sys->mem_offset);
405 }
406
407 resource_list_for_each_entry(window, &sys->resources)
408 if (resource_type(window->res) == IORESOURCE_IO)
409 return 0;
410
411 sys->io_res.start = (busnr * SZ_64K) ? : pcibios_min_io;
412 sys->io_res.end = (busnr + 1) * SZ_64K - 1;
413 sys->io_res.flags = IORESOURCE_IO;
414 sys->io_res.name = sys->io_res_name;
415 sprintf(sys->io_res_name, "PCI%d I/O", busnr);
416
417 ret = request_resource(&ioport_resource, &sys->io_res);
418 if (ret) {
419 pr_err("PCI: unable to allocate I/O port region (%d)\n", ret);
420 return ret;
421 }
422 pci_add_resource_offset(&sys->resources, &sys->io_res,
423 sys->io_offset);
424
425 return 0;
426}
427
428static void pcibios_init_hw(struct device *parent, struct hw_pci *hw,
429 struct list_head *head)
430{
431 struct pci_sys_data *sys = NULL;
432 int ret;
433 int nr, busnr;
434
435 for (nr = busnr = 0; nr < hw->nr_controllers; nr++) {
436 struct pci_host_bridge *bridge;
437
438 bridge = pci_alloc_host_bridge(sizeof(struct pci_sys_data));
439 if (WARN(!bridge, "PCI: unable to allocate bridge!"))
440 break;
441
442 sys = pci_host_bridge_priv(bridge);
443
444 sys->busnr = busnr;
445 sys->swizzle = hw->swizzle;
446 sys->map_irq = hw->map_irq;
447 INIT_LIST_HEAD(&sys->resources);
448
449 if (hw->private_data)
450 sys->private_data = hw->private_data[nr];
451
452 ret = hw->setup(nr, sys);
453
454 if (ret > 0) {
455
456 ret = pcibios_init_resource(nr, sys);
457 if (ret) {
458 pci_free_host_bridge(bridge);
459 break;
460 }
461
462 bridge->map_irq = pcibios_map_irq;
463 bridge->swizzle_irq = pcibios_swizzle;
464
465 if (hw->scan)
466 ret = hw->scan(nr, bridge);
467 else {
468 list_splice_init(&sys->resources,
469 &bridge->windows);
470 bridge->dev.parent = parent;
471 bridge->sysdata = sys;
472 bridge->busnr = sys->busnr;
473 bridge->ops = hw->ops;
474
475 ret = pci_scan_root_bus_bridge(bridge);
476 }
477
478 if (WARN(ret < 0, "PCI: unable to scan bus!")) {
479 pci_free_host_bridge(bridge);
480 break;
481 }
482
483 sys->bus = bridge->bus;
484
485 busnr = sys->bus->busn_res.end + 1;
486
487 list_add(&sys->node, head);
488 } else {
489 pci_free_host_bridge(bridge);
490 if (ret < 0)
491 break;
492 }
493 }
494}
495
496void pci_common_init_dev(struct device *parent, struct hw_pci *hw)
497{
498 struct pci_sys_data *sys;
499 LIST_HEAD(head);
500
501 pci_add_flags(PCI_REASSIGN_ALL_BUS);
502 if (hw->preinit)
503 hw->preinit();
504 pcibios_init_hw(parent, hw, &head);
505 if (hw->postinit)
506 hw->postinit();
507
508 list_for_each_entry(sys, &head, node) {
509 struct pci_bus *bus = sys->bus;
510
511 /*
512 * We insert PCI resources into the iomem_resource and
513 * ioport_resource trees in either pci_bus_claim_resources()
514 * or pci_bus_assign_resources().
515 */
516 if (pci_has_flag(PCI_PROBE_ONLY)) {
517 pci_bus_claim_resources(bus);
518 } else {
519 struct pci_bus *child;
520
521 pci_bus_size_bridges(bus);
522 pci_bus_assign_resources(bus);
523
524 list_for_each_entry(child, &bus->children, node)
525 pcie_bus_configure_settings(child);
526 }
527
528 pci_bus_add_devices(bus);
529 }
530}
531
532#ifndef CONFIG_PCI_HOST_ITE8152
533void pcibios_set_master(struct pci_dev *dev)
534{
535 /* No special bus mastering setup handling */
536}
537#endif
538
539char * __init pcibios_setup(char *str)
540{
541 if (!strcmp(str, "debug")) {
542 debug_pci = 1;
543 return NULL;
544 }
545 return str;
546}
547
548/*
549 * From arch/i386/kernel/pci-i386.c:
550 *
551 * We need to avoid collisions with `mirrored' VGA ports
552 * and other strange ISA hardware, so we always want the
553 * addresses to be allocated in the 0x000-0x0ff region
554 * modulo 0x400.
555 *
556 * Why? Because some silly external IO cards only decode
557 * the low 10 bits of the IO address. The 0x00-0xff region
558 * is reserved for motherboard devices that decode all 16
559 * bits, so it's ok to allocate at, say, 0x2800-0x28ff,
560 * but we want to try to avoid allocating at 0x2900-0x2bff
561 * which might be mirrored at 0x0100-0x03ff..
562 */
563resource_size_t pcibios_align_resource(void *data, const struct resource *res,
564 resource_size_t size, resource_size_t align)
565{
566 struct pci_dev *dev = data;
567 resource_size_t start = res->start;
568 struct pci_host_bridge *host_bridge;
569
570 if (res->flags & IORESOURCE_IO && start & 0x300)
571 start = (start + 0x3ff) & ~0x3ff;
572
573 start = (start + align - 1) & ~(align - 1);
574
575 host_bridge = pci_find_host_bridge(dev->bus);
576
577 if (host_bridge->align_resource)
578 return host_bridge->align_resource(dev, res,
579 start, size, align);
580
581 return start;
582}
583
584void __init pci_map_io_early(unsigned long pfn)
585{
586 struct map_desc pci_io_desc = {
587 .virtual = PCI_IO_VIRT_BASE,
588 .type = MT_DEVICE,
589 .length = SZ_64K,
590 };
591
592 pci_io_desc.pfn = pfn;
593 iotable_init(&pci_io_desc, 1);
594}