Loading...
1/*
2 * GPIOs on MPC512x/8349/8572/8610 and compatible
3 *
4 * Copyright (C) 2008 Peter Korsgaard <jacmet@sunsite.dk>
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
11#include <linux/kernel.h>
12#include <linux/init.h>
13#include <linux/spinlock.h>
14#include <linux/io.h>
15#include <linux/of.h>
16#include <linux/of_gpio.h>
17#include <linux/gpio.h>
18#include <linux/slab.h>
19#include <linux/irq.h>
20
21#define MPC8XXX_GPIO_PINS 32
22
23#define GPIO_DIR 0x00
24#define GPIO_ODR 0x04
25#define GPIO_DAT 0x08
26#define GPIO_IER 0x0c
27#define GPIO_IMR 0x10
28#define GPIO_ICR 0x14
29#define GPIO_ICR2 0x18
30
31struct mpc8xxx_gpio_chip {
32 struct of_mm_gpio_chip mm_gc;
33 spinlock_t lock;
34
35 /*
36 * shadowed data register to be able to clear/set output pins in
37 * open drain mode safely
38 */
39 u32 data;
40 struct irq_domain *irq;
41 void *of_dev_id_data;
42};
43
44static inline u32 mpc8xxx_gpio2mask(unsigned int gpio)
45{
46 return 1u << (MPC8XXX_GPIO_PINS - 1 - gpio);
47}
48
49static inline struct mpc8xxx_gpio_chip *
50to_mpc8xxx_gpio_chip(struct of_mm_gpio_chip *mm)
51{
52 return container_of(mm, struct mpc8xxx_gpio_chip, mm_gc);
53}
54
55static void mpc8xxx_gpio_save_regs(struct of_mm_gpio_chip *mm)
56{
57 struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm);
58
59 mpc8xxx_gc->data = in_be32(mm->regs + GPIO_DAT);
60}
61
62/* Workaround GPIO 1 errata on MPC8572/MPC8536. The status of GPIOs
63 * defined as output cannot be determined by reading GPDAT register,
64 * so we use shadow data register instead. The status of input pins
65 * is determined by reading GPDAT register.
66 */
67static int mpc8572_gpio_get(struct gpio_chip *gc, unsigned int gpio)
68{
69 u32 val;
70 struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc);
71 struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm);
72
73 val = in_be32(mm->regs + GPIO_DAT) & ~in_be32(mm->regs + GPIO_DIR);
74
75 return (val | mpc8xxx_gc->data) & mpc8xxx_gpio2mask(gpio);
76}
77
78static int mpc8xxx_gpio_get(struct gpio_chip *gc, unsigned int gpio)
79{
80 struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc);
81
82 return in_be32(mm->regs + GPIO_DAT) & mpc8xxx_gpio2mask(gpio);
83}
84
85static void mpc8xxx_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
86{
87 struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc);
88 struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm);
89 unsigned long flags;
90
91 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
92
93 if (val)
94 mpc8xxx_gc->data |= mpc8xxx_gpio2mask(gpio);
95 else
96 mpc8xxx_gc->data &= ~mpc8xxx_gpio2mask(gpio);
97
98 out_be32(mm->regs + GPIO_DAT, mpc8xxx_gc->data);
99
100 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
101}
102
103static int mpc8xxx_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
104{
105 struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc);
106 struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm);
107 unsigned long flags;
108
109 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
110
111 clrbits32(mm->regs + GPIO_DIR, mpc8xxx_gpio2mask(gpio));
112
113 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
114
115 return 0;
116}
117
118static int mpc8xxx_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
119{
120 struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc);
121 struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm);
122 unsigned long flags;
123
124 mpc8xxx_gpio_set(gc, gpio, val);
125
126 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
127
128 setbits32(mm->regs + GPIO_DIR, mpc8xxx_gpio2mask(gpio));
129
130 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
131
132 return 0;
133}
134
135static int mpc5121_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
136{
137 /* GPIO 28..31 are input only on MPC5121 */
138 if (gpio >= 28)
139 return -EINVAL;
140
141 return mpc8xxx_gpio_dir_out(gc, gpio, val);
142}
143
144static int mpc8xxx_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
145{
146 struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc);
147 struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm);
148
149 if (mpc8xxx_gc->irq && offset < MPC8XXX_GPIO_PINS)
150 return irq_create_mapping(mpc8xxx_gc->irq, offset);
151 else
152 return -ENXIO;
153}
154
155static void mpc8xxx_gpio_irq_cascade(unsigned int irq, struct irq_desc *desc)
156{
157 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_desc_get_handler_data(desc);
158 struct irq_chip *chip = irq_desc_get_chip(desc);
159 struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc;
160 unsigned int mask;
161
162 mask = in_be32(mm->regs + GPIO_IER) & in_be32(mm->regs + GPIO_IMR);
163 if (mask)
164 generic_handle_irq(irq_linear_revmap(mpc8xxx_gc->irq,
165 32 - ffs(mask)));
166 if (chip->irq_eoi)
167 chip->irq_eoi(&desc->irq_data);
168}
169
170static void mpc8xxx_irq_unmask(struct irq_data *d)
171{
172 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
173 struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc;
174 unsigned long flags;
175
176 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
177
178 setbits32(mm->regs + GPIO_IMR, mpc8xxx_gpio2mask(irqd_to_hwirq(d)));
179
180 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
181}
182
183static void mpc8xxx_irq_mask(struct irq_data *d)
184{
185 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
186 struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc;
187 unsigned long flags;
188
189 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
190
191 clrbits32(mm->regs + GPIO_IMR, mpc8xxx_gpio2mask(irqd_to_hwirq(d)));
192
193 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
194}
195
196static void mpc8xxx_irq_ack(struct irq_data *d)
197{
198 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
199 struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc;
200
201 out_be32(mm->regs + GPIO_IER, mpc8xxx_gpio2mask(irqd_to_hwirq(d)));
202}
203
204static int mpc8xxx_irq_set_type(struct irq_data *d, unsigned int flow_type)
205{
206 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
207 struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc;
208 unsigned long flags;
209
210 switch (flow_type) {
211 case IRQ_TYPE_EDGE_FALLING:
212 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
213 setbits32(mm->regs + GPIO_ICR,
214 mpc8xxx_gpio2mask(irqd_to_hwirq(d)));
215 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
216 break;
217
218 case IRQ_TYPE_EDGE_BOTH:
219 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
220 clrbits32(mm->regs + GPIO_ICR,
221 mpc8xxx_gpio2mask(irqd_to_hwirq(d)));
222 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
223 break;
224
225 default:
226 return -EINVAL;
227 }
228
229 return 0;
230}
231
232static int mpc512x_irq_set_type(struct irq_data *d, unsigned int flow_type)
233{
234 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
235 struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc;
236 unsigned long gpio = irqd_to_hwirq(d);
237 void __iomem *reg;
238 unsigned int shift;
239 unsigned long flags;
240
241 if (gpio < 16) {
242 reg = mm->regs + GPIO_ICR;
243 shift = (15 - gpio) * 2;
244 } else {
245 reg = mm->regs + GPIO_ICR2;
246 shift = (15 - (gpio % 16)) * 2;
247 }
248
249 switch (flow_type) {
250 case IRQ_TYPE_EDGE_FALLING:
251 case IRQ_TYPE_LEVEL_LOW:
252 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
253 clrsetbits_be32(reg, 3 << shift, 2 << shift);
254 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
255 break;
256
257 case IRQ_TYPE_EDGE_RISING:
258 case IRQ_TYPE_LEVEL_HIGH:
259 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
260 clrsetbits_be32(reg, 3 << shift, 1 << shift);
261 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
262 break;
263
264 case IRQ_TYPE_EDGE_BOTH:
265 spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
266 clrbits32(reg, 3 << shift);
267 spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
268 break;
269
270 default:
271 return -EINVAL;
272 }
273
274 return 0;
275}
276
277static struct irq_chip mpc8xxx_irq_chip = {
278 .name = "mpc8xxx-gpio",
279 .irq_unmask = mpc8xxx_irq_unmask,
280 .irq_mask = mpc8xxx_irq_mask,
281 .irq_ack = mpc8xxx_irq_ack,
282 .irq_set_type = mpc8xxx_irq_set_type,
283};
284
285static int mpc8xxx_gpio_irq_map(struct irq_domain *h, unsigned int virq,
286 irq_hw_number_t hw)
287{
288 struct mpc8xxx_gpio_chip *mpc8xxx_gc = h->host_data;
289
290 if (mpc8xxx_gc->of_dev_id_data)
291 mpc8xxx_irq_chip.irq_set_type = mpc8xxx_gc->of_dev_id_data;
292
293 irq_set_chip_data(virq, h->host_data);
294 irq_set_chip_and_handler(virq, &mpc8xxx_irq_chip, handle_level_irq);
295 irq_set_irq_type(virq, IRQ_TYPE_NONE);
296
297 return 0;
298}
299
300static struct irq_domain_ops mpc8xxx_gpio_irq_ops = {
301 .map = mpc8xxx_gpio_irq_map,
302 .xlate = irq_domain_xlate_twocell,
303};
304
305static struct of_device_id mpc8xxx_gpio_ids[] __initdata = {
306 { .compatible = "fsl,mpc8349-gpio", },
307 { .compatible = "fsl,mpc8572-gpio", },
308 { .compatible = "fsl,mpc8610-gpio", },
309 { .compatible = "fsl,mpc5121-gpio", .data = mpc512x_irq_set_type, },
310 { .compatible = "fsl,pq3-gpio", },
311 { .compatible = "fsl,qoriq-gpio", },
312 {}
313};
314
315static void __init mpc8xxx_add_controller(struct device_node *np)
316{
317 struct mpc8xxx_gpio_chip *mpc8xxx_gc;
318 struct of_mm_gpio_chip *mm_gc;
319 struct gpio_chip *gc;
320 const struct of_device_id *id;
321 unsigned hwirq;
322 int ret;
323
324 mpc8xxx_gc = kzalloc(sizeof(*mpc8xxx_gc), GFP_KERNEL);
325 if (!mpc8xxx_gc) {
326 ret = -ENOMEM;
327 goto err;
328 }
329
330 spin_lock_init(&mpc8xxx_gc->lock);
331
332 mm_gc = &mpc8xxx_gc->mm_gc;
333 gc = &mm_gc->gc;
334
335 mm_gc->save_regs = mpc8xxx_gpio_save_regs;
336 gc->ngpio = MPC8XXX_GPIO_PINS;
337 gc->direction_input = mpc8xxx_gpio_dir_in;
338 gc->direction_output = of_device_is_compatible(np, "fsl,mpc5121-gpio") ?
339 mpc5121_gpio_dir_out : mpc8xxx_gpio_dir_out;
340 gc->get = of_device_is_compatible(np, "fsl,mpc8572-gpio") ?
341 mpc8572_gpio_get : mpc8xxx_gpio_get;
342 gc->set = mpc8xxx_gpio_set;
343 gc->to_irq = mpc8xxx_gpio_to_irq;
344
345 ret = of_mm_gpiochip_add(np, mm_gc);
346 if (ret)
347 goto err;
348
349 hwirq = irq_of_parse_and_map(np, 0);
350 if (hwirq == NO_IRQ)
351 goto skip_irq;
352
353 mpc8xxx_gc->irq = irq_domain_add_linear(np, MPC8XXX_GPIO_PINS,
354 &mpc8xxx_gpio_irq_ops, mpc8xxx_gc);
355 if (!mpc8xxx_gc->irq)
356 goto skip_irq;
357
358 id = of_match_node(mpc8xxx_gpio_ids, np);
359 if (id)
360 mpc8xxx_gc->of_dev_id_data = id->data;
361
362 /* ack and mask all irqs */
363 out_be32(mm_gc->regs + GPIO_IER, 0xffffffff);
364 out_be32(mm_gc->regs + GPIO_IMR, 0);
365
366 irq_set_handler_data(hwirq, mpc8xxx_gc);
367 irq_set_chained_handler(hwirq, mpc8xxx_gpio_irq_cascade);
368
369skip_irq:
370 return;
371
372err:
373 pr_err("%s: registration failed with status %d\n",
374 np->full_name, ret);
375 kfree(mpc8xxx_gc);
376
377 return;
378}
379
380static int __init mpc8xxx_add_gpiochips(void)
381{
382 struct device_node *np;
383
384 for_each_matching_node(np, mpc8xxx_gpio_ids)
385 mpc8xxx_add_controller(np);
386
387 return 0;
388}
389arch_initcall(mpc8xxx_add_gpiochips);
1/*
2 * GPIOs on MPC512x/8349/8572/8610/QorIQ and compatible
3 *
4 * Copyright (C) 2008 Peter Korsgaard <jacmet@sunsite.dk>
5 * Copyright (C) 2016 Freescale Semiconductor Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any
9 * kind, whether express or implied.
10 */
11
12#include <linux/acpi.h>
13#include <linux/kernel.h>
14#include <linux/init.h>
15#include <linux/spinlock.h>
16#include <linux/io.h>
17#include <linux/of.h>
18#include <linux/of_gpio.h>
19#include <linux/of_address.h>
20#include <linux/of_irq.h>
21#include <linux/of_platform.h>
22#include <linux/property.h>
23#include <linux/mod_devicetable.h>
24#include <linux/slab.h>
25#include <linux/irq.h>
26#include <linux/gpio/driver.h>
27#include <linux/bitops.h>
28#include <linux/interrupt.h>
29
30#define MPC8XXX_GPIO_PINS 32
31
32#define GPIO_DIR 0x00
33#define GPIO_ODR 0x04
34#define GPIO_DAT 0x08
35#define GPIO_IER 0x0c
36#define GPIO_IMR 0x10
37#define GPIO_ICR 0x14
38#define GPIO_ICR2 0x18
39#define GPIO_IBE 0x18
40
41struct mpc8xxx_gpio_chip {
42 struct gpio_chip gc;
43 void __iomem *regs;
44 raw_spinlock_t lock;
45
46 int (*direction_output)(struct gpio_chip *chip,
47 unsigned offset, int value);
48
49 struct irq_domain *irq;
50 unsigned int irqn;
51};
52
53/*
54 * This hardware has a big endian bit assignment such that GPIO line 0 is
55 * connected to bit 31, line 1 to bit 30 ... line 31 to bit 0.
56 * This inline helper give the right bitmask for a certain line.
57 */
58static inline u32 mpc_pin2mask(unsigned int offset)
59{
60 return BIT(31 - offset);
61}
62
63/* Workaround GPIO 1 errata on MPC8572/MPC8536. The status of GPIOs
64 * defined as output cannot be determined by reading GPDAT register,
65 * so we use shadow data register instead. The status of input pins
66 * is determined by reading GPDAT register.
67 */
68static int mpc8572_gpio_get(struct gpio_chip *gc, unsigned int gpio)
69{
70 u32 val;
71 struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc);
72 u32 out_mask, out_shadow;
73
74 out_mask = gc->read_reg(mpc8xxx_gc->regs + GPIO_DIR);
75 val = gc->read_reg(mpc8xxx_gc->regs + GPIO_DAT) & ~out_mask;
76 out_shadow = gc->bgpio_data & out_mask;
77
78 return !!((val | out_shadow) & mpc_pin2mask(gpio));
79}
80
81static int mpc5121_gpio_dir_out(struct gpio_chip *gc,
82 unsigned int gpio, int val)
83{
84 struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc);
85 /* GPIO 28..31 are input only on MPC5121 */
86 if (gpio >= 28)
87 return -EINVAL;
88
89 return mpc8xxx_gc->direction_output(gc, gpio, val);
90}
91
92static int mpc5125_gpio_dir_out(struct gpio_chip *gc,
93 unsigned int gpio, int val)
94{
95 struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc);
96 /* GPIO 0..3 are input only on MPC5125 */
97 if (gpio <= 3)
98 return -EINVAL;
99
100 return mpc8xxx_gc->direction_output(gc, gpio, val);
101}
102
103static int mpc8xxx_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
104{
105 struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc);
106
107 if (mpc8xxx_gc->irq && offset < MPC8XXX_GPIO_PINS)
108 return irq_create_mapping(mpc8xxx_gc->irq, offset);
109 else
110 return -ENXIO;
111}
112
113static irqreturn_t mpc8xxx_gpio_irq_cascade(int irq, void *data)
114{
115 struct mpc8xxx_gpio_chip *mpc8xxx_gc = data;
116 struct gpio_chip *gc = &mpc8xxx_gc->gc;
117 unsigned long mask;
118 int i;
119
120 mask = gc->read_reg(mpc8xxx_gc->regs + GPIO_IER)
121 & gc->read_reg(mpc8xxx_gc->regs + GPIO_IMR);
122 for_each_set_bit(i, &mask, 32)
123 generic_handle_irq(irq_linear_revmap(mpc8xxx_gc->irq, 31 - i));
124
125 return IRQ_HANDLED;
126}
127
128static void mpc8xxx_irq_unmask(struct irq_data *d)
129{
130 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
131 struct gpio_chip *gc = &mpc8xxx_gc->gc;
132 unsigned long flags;
133
134 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
135
136 gc->write_reg(mpc8xxx_gc->regs + GPIO_IMR,
137 gc->read_reg(mpc8xxx_gc->regs + GPIO_IMR)
138 | mpc_pin2mask(irqd_to_hwirq(d)));
139
140 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
141}
142
143static void mpc8xxx_irq_mask(struct irq_data *d)
144{
145 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
146 struct gpio_chip *gc = &mpc8xxx_gc->gc;
147 unsigned long flags;
148
149 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
150
151 gc->write_reg(mpc8xxx_gc->regs + GPIO_IMR,
152 gc->read_reg(mpc8xxx_gc->regs + GPIO_IMR)
153 & ~mpc_pin2mask(irqd_to_hwirq(d)));
154
155 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
156}
157
158static void mpc8xxx_irq_ack(struct irq_data *d)
159{
160 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
161 struct gpio_chip *gc = &mpc8xxx_gc->gc;
162
163 gc->write_reg(mpc8xxx_gc->regs + GPIO_IER,
164 mpc_pin2mask(irqd_to_hwirq(d)));
165}
166
167static int mpc8xxx_irq_set_type(struct irq_data *d, unsigned int flow_type)
168{
169 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
170 struct gpio_chip *gc = &mpc8xxx_gc->gc;
171 unsigned long flags;
172
173 switch (flow_type) {
174 case IRQ_TYPE_EDGE_FALLING:
175 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
176 gc->write_reg(mpc8xxx_gc->regs + GPIO_ICR,
177 gc->read_reg(mpc8xxx_gc->regs + GPIO_ICR)
178 | mpc_pin2mask(irqd_to_hwirq(d)));
179 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
180 break;
181
182 case IRQ_TYPE_EDGE_BOTH:
183 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
184 gc->write_reg(mpc8xxx_gc->regs + GPIO_ICR,
185 gc->read_reg(mpc8xxx_gc->regs + GPIO_ICR)
186 & ~mpc_pin2mask(irqd_to_hwirq(d)));
187 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
188 break;
189
190 default:
191 return -EINVAL;
192 }
193
194 return 0;
195}
196
197static int mpc512x_irq_set_type(struct irq_data *d, unsigned int flow_type)
198{
199 struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d);
200 struct gpio_chip *gc = &mpc8xxx_gc->gc;
201 unsigned long gpio = irqd_to_hwirq(d);
202 void __iomem *reg;
203 unsigned int shift;
204 unsigned long flags;
205
206 if (gpio < 16) {
207 reg = mpc8xxx_gc->regs + GPIO_ICR;
208 shift = (15 - gpio) * 2;
209 } else {
210 reg = mpc8xxx_gc->regs + GPIO_ICR2;
211 shift = (15 - (gpio % 16)) * 2;
212 }
213
214 switch (flow_type) {
215 case IRQ_TYPE_EDGE_FALLING:
216 case IRQ_TYPE_LEVEL_LOW:
217 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
218 gc->write_reg(reg, (gc->read_reg(reg) & ~(3 << shift))
219 | (2 << shift));
220 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
221 break;
222
223 case IRQ_TYPE_EDGE_RISING:
224 case IRQ_TYPE_LEVEL_HIGH:
225 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
226 gc->write_reg(reg, (gc->read_reg(reg) & ~(3 << shift))
227 | (1 << shift));
228 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
229 break;
230
231 case IRQ_TYPE_EDGE_BOTH:
232 raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags);
233 gc->write_reg(reg, (gc->read_reg(reg) & ~(3 << shift)));
234 raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags);
235 break;
236
237 default:
238 return -EINVAL;
239 }
240
241 return 0;
242}
243
244static struct irq_chip mpc8xxx_irq_chip = {
245 .name = "mpc8xxx-gpio",
246 .irq_unmask = mpc8xxx_irq_unmask,
247 .irq_mask = mpc8xxx_irq_mask,
248 .irq_ack = mpc8xxx_irq_ack,
249 /* this might get overwritten in mpc8xxx_probe() */
250 .irq_set_type = mpc8xxx_irq_set_type,
251};
252
253static int mpc8xxx_gpio_irq_map(struct irq_domain *h, unsigned int irq,
254 irq_hw_number_t hwirq)
255{
256 irq_set_chip_data(irq, h->host_data);
257 irq_set_chip_and_handler(irq, &mpc8xxx_irq_chip, handle_edge_irq);
258
259 return 0;
260}
261
262static const struct irq_domain_ops mpc8xxx_gpio_irq_ops = {
263 .map = mpc8xxx_gpio_irq_map,
264 .xlate = irq_domain_xlate_twocell,
265};
266
267struct mpc8xxx_gpio_devtype {
268 int (*gpio_dir_out)(struct gpio_chip *, unsigned int, int);
269 int (*gpio_get)(struct gpio_chip *, unsigned int);
270 int (*irq_set_type)(struct irq_data *, unsigned int);
271};
272
273static const struct mpc8xxx_gpio_devtype mpc512x_gpio_devtype = {
274 .gpio_dir_out = mpc5121_gpio_dir_out,
275 .irq_set_type = mpc512x_irq_set_type,
276};
277
278static const struct mpc8xxx_gpio_devtype mpc5125_gpio_devtype = {
279 .gpio_dir_out = mpc5125_gpio_dir_out,
280 .irq_set_type = mpc512x_irq_set_type,
281};
282
283static const struct mpc8xxx_gpio_devtype mpc8572_gpio_devtype = {
284 .gpio_get = mpc8572_gpio_get,
285};
286
287static const struct mpc8xxx_gpio_devtype mpc8xxx_gpio_devtype_default = {
288 .irq_set_type = mpc8xxx_irq_set_type,
289};
290
291static const struct of_device_id mpc8xxx_gpio_ids[] = {
292 { .compatible = "fsl,mpc8349-gpio", },
293 { .compatible = "fsl,mpc8572-gpio", .data = &mpc8572_gpio_devtype, },
294 { .compatible = "fsl,mpc8610-gpio", },
295 { .compatible = "fsl,mpc5121-gpio", .data = &mpc512x_gpio_devtype, },
296 { .compatible = "fsl,mpc5125-gpio", .data = &mpc5125_gpio_devtype, },
297 { .compatible = "fsl,pq3-gpio", },
298 { .compatible = "fsl,ls1028a-gpio", },
299 { .compatible = "fsl,ls1088a-gpio", },
300 { .compatible = "fsl,qoriq-gpio", },
301 {}
302};
303
304static int mpc8xxx_probe(struct platform_device *pdev)
305{
306 struct device_node *np = pdev->dev.of_node;
307 struct mpc8xxx_gpio_chip *mpc8xxx_gc;
308 struct gpio_chip *gc;
309 const struct mpc8xxx_gpio_devtype *devtype = NULL;
310 struct fwnode_handle *fwnode;
311 int ret;
312
313 mpc8xxx_gc = devm_kzalloc(&pdev->dev, sizeof(*mpc8xxx_gc), GFP_KERNEL);
314 if (!mpc8xxx_gc)
315 return -ENOMEM;
316
317 platform_set_drvdata(pdev, mpc8xxx_gc);
318
319 raw_spin_lock_init(&mpc8xxx_gc->lock);
320
321 mpc8xxx_gc->regs = devm_platform_ioremap_resource(pdev, 0);
322 if (IS_ERR(mpc8xxx_gc->regs))
323 return PTR_ERR(mpc8xxx_gc->regs);
324
325 gc = &mpc8xxx_gc->gc;
326 gc->parent = &pdev->dev;
327
328 if (device_property_read_bool(&pdev->dev, "little-endian")) {
329 ret = bgpio_init(gc, &pdev->dev, 4,
330 mpc8xxx_gc->regs + GPIO_DAT,
331 NULL, NULL,
332 mpc8xxx_gc->regs + GPIO_DIR, NULL,
333 BGPIOF_BIG_ENDIAN);
334 if (ret)
335 return ret;
336 dev_dbg(&pdev->dev, "GPIO registers are LITTLE endian\n");
337 } else {
338 ret = bgpio_init(gc, &pdev->dev, 4,
339 mpc8xxx_gc->regs + GPIO_DAT,
340 NULL, NULL,
341 mpc8xxx_gc->regs + GPIO_DIR, NULL,
342 BGPIOF_BIG_ENDIAN
343 | BGPIOF_BIG_ENDIAN_BYTE_ORDER);
344 if (ret)
345 return ret;
346 dev_dbg(&pdev->dev, "GPIO registers are BIG endian\n");
347 }
348
349 mpc8xxx_gc->direction_output = gc->direction_output;
350
351 devtype = device_get_match_data(&pdev->dev);
352 if (!devtype)
353 devtype = &mpc8xxx_gpio_devtype_default;
354
355 /*
356 * It's assumed that only a single type of gpio controller is available
357 * on the current machine, so overwriting global data is fine.
358 */
359 if (devtype->irq_set_type)
360 mpc8xxx_irq_chip.irq_set_type = devtype->irq_set_type;
361
362 if (devtype->gpio_dir_out)
363 gc->direction_output = devtype->gpio_dir_out;
364 if (devtype->gpio_get)
365 gc->get = devtype->gpio_get;
366
367 gc->to_irq = mpc8xxx_gpio_to_irq;
368
369 /*
370 * The GPIO Input Buffer Enable register(GPIO_IBE) is used to control
371 * the input enable of each individual GPIO port. When an individual
372 * GPIO port’s direction is set to input (GPIO_GPDIR[DRn=0]), the
373 * associated input enable must be set (GPIOxGPIE[IEn]=1) to propagate
374 * the port value to the GPIO Data Register.
375 */
376 fwnode = dev_fwnode(&pdev->dev);
377 if (of_device_is_compatible(np, "fsl,qoriq-gpio") ||
378 of_device_is_compatible(np, "fsl,ls1028a-gpio") ||
379 of_device_is_compatible(np, "fsl,ls1088a-gpio") ||
380 is_acpi_node(fwnode))
381 gc->write_reg(mpc8xxx_gc->regs + GPIO_IBE, 0xffffffff);
382
383 ret = devm_gpiochip_add_data(&pdev->dev, gc, mpc8xxx_gc);
384 if (ret) {
385 dev_err(&pdev->dev,
386 "GPIO chip registration failed with status %d\n", ret);
387 return ret;
388 }
389
390 mpc8xxx_gc->irqn = platform_get_irq(pdev, 0);
391 if (!mpc8xxx_gc->irqn)
392 return 0;
393
394 mpc8xxx_gc->irq = irq_domain_create_linear(fwnode,
395 MPC8XXX_GPIO_PINS,
396 &mpc8xxx_gpio_irq_ops,
397 mpc8xxx_gc);
398
399 if (!mpc8xxx_gc->irq)
400 return 0;
401
402 /* ack and mask all irqs */
403 gc->write_reg(mpc8xxx_gc->regs + GPIO_IER, 0xffffffff);
404 gc->write_reg(mpc8xxx_gc->regs + GPIO_IMR, 0);
405
406 ret = devm_request_irq(&pdev->dev, mpc8xxx_gc->irqn,
407 mpc8xxx_gpio_irq_cascade,
408 IRQF_NO_THREAD | IRQF_SHARED, "gpio-cascade",
409 mpc8xxx_gc);
410 if (ret) {
411 dev_err(&pdev->dev,
412 "failed to devm_request_irq(%d), ret = %d\n",
413 mpc8xxx_gc->irqn, ret);
414 goto err;
415 }
416
417 return 0;
418err:
419 irq_domain_remove(mpc8xxx_gc->irq);
420 return ret;
421}
422
423static int mpc8xxx_remove(struct platform_device *pdev)
424{
425 struct mpc8xxx_gpio_chip *mpc8xxx_gc = platform_get_drvdata(pdev);
426
427 if (mpc8xxx_gc->irq) {
428 irq_set_chained_handler_and_data(mpc8xxx_gc->irqn, NULL, NULL);
429 irq_domain_remove(mpc8xxx_gc->irq);
430 }
431
432 return 0;
433}
434
435#ifdef CONFIG_ACPI
436static const struct acpi_device_id gpio_acpi_ids[] = {
437 {"NXP0031",},
438 { }
439};
440MODULE_DEVICE_TABLE(acpi, gpio_acpi_ids);
441#endif
442
443static struct platform_driver mpc8xxx_plat_driver = {
444 .probe = mpc8xxx_probe,
445 .remove = mpc8xxx_remove,
446 .driver = {
447 .name = "gpio-mpc8xxx",
448 .of_match_table = mpc8xxx_gpio_ids,
449 .acpi_match_table = ACPI_PTR(gpio_acpi_ids),
450 },
451};
452
453static int __init mpc8xxx_init(void)
454{
455 return platform_driver_register(&mpc8xxx_plat_driver);
456}
457
458arch_initcall(mpc8xxx_init);