Loading...
1/*
2 * Copyright 2004 James Cleverdon, IBM.
3 * Subject to the GNU Public License, v.2
4 *
5 * Flat APIC subarch code.
6 *
7 * Hacked for x86-64 by James Cleverdon from i386 architecture code by
8 * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and
9 * James Cleverdon.
10 */
11#include <linux/errno.h>
12#include <linux/threads.h>
13#include <linux/cpumask.h>
14#include <linux/string.h>
15#include <linux/kernel.h>
16#include <linux/ctype.h>
17#include <linux/init.h>
18#include <linux/hardirq.h>
19#include <linux/module.h>
20#include <asm/smp.h>
21#include <asm/apic.h>
22#include <asm/ipi.h>
23
24#ifdef CONFIG_ACPI
25#include <acpi/acpi_bus.h>
26#endif
27
28static struct apic apic_physflat;
29static struct apic apic_flat;
30
31struct apic __read_mostly *apic = &apic_flat;
32EXPORT_SYMBOL_GPL(apic);
33
34static int flat_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
35{
36 return 1;
37}
38
39static const struct cpumask *flat_target_cpus(void)
40{
41 return cpu_online_mask;
42}
43
44static void flat_vector_allocation_domain(int cpu, struct cpumask *retmask)
45{
46 /* Careful. Some cpus do not strictly honor the set of cpus
47 * specified in the interrupt destination when using lowest
48 * priority interrupt delivery mode.
49 *
50 * In particular there was a hyperthreading cpu observed to
51 * deliver interrupts to the wrong hyperthread when only one
52 * hyperthread was specified in the interrupt desitination.
53 */
54 cpumask_clear(retmask);
55 cpumask_bits(retmask)[0] = APIC_ALL_CPUS;
56}
57
58/*
59 * Set up the logical destination ID.
60 *
61 * Intel recommends to set DFR, LDR and TPR before enabling
62 * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
63 * document number 292116). So here it goes...
64 */
65void flat_init_apic_ldr(void)
66{
67 unsigned long val;
68 unsigned long num, id;
69
70 num = smp_processor_id();
71 id = 1UL << num;
72 apic_write(APIC_DFR, APIC_DFR_FLAT);
73 val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
74 val |= SET_APIC_LOGICAL_ID(id);
75 apic_write(APIC_LDR, val);
76}
77
78static inline void _flat_send_IPI_mask(unsigned long mask, int vector)
79{
80 unsigned long flags;
81
82 local_irq_save(flags);
83 __default_send_IPI_dest_field(mask, vector, apic->dest_logical);
84 local_irq_restore(flags);
85}
86
87static void flat_send_IPI_mask(const struct cpumask *cpumask, int vector)
88{
89 unsigned long mask = cpumask_bits(cpumask)[0];
90
91 _flat_send_IPI_mask(mask, vector);
92}
93
94static void
95 flat_send_IPI_mask_allbutself(const struct cpumask *cpumask, int vector)
96{
97 unsigned long mask = cpumask_bits(cpumask)[0];
98 int cpu = smp_processor_id();
99
100 if (cpu < BITS_PER_LONG)
101 clear_bit(cpu, &mask);
102
103 _flat_send_IPI_mask(mask, vector);
104}
105
106static void flat_send_IPI_allbutself(int vector)
107{
108 int cpu = smp_processor_id();
109#ifdef CONFIG_HOTPLUG_CPU
110 int hotplug = 1;
111#else
112 int hotplug = 0;
113#endif
114 if (hotplug || vector == NMI_VECTOR) {
115 if (!cpumask_equal(cpu_online_mask, cpumask_of(cpu))) {
116 unsigned long mask = cpumask_bits(cpu_online_mask)[0];
117
118 if (cpu < BITS_PER_LONG)
119 clear_bit(cpu, &mask);
120
121 _flat_send_IPI_mask(mask, vector);
122 }
123 } else if (num_online_cpus() > 1) {
124 __default_send_IPI_shortcut(APIC_DEST_ALLBUT,
125 vector, apic->dest_logical);
126 }
127}
128
129static void flat_send_IPI_all(int vector)
130{
131 if (vector == NMI_VECTOR) {
132 flat_send_IPI_mask(cpu_online_mask, vector);
133 } else {
134 __default_send_IPI_shortcut(APIC_DEST_ALLINC,
135 vector, apic->dest_logical);
136 }
137}
138
139static unsigned int flat_get_apic_id(unsigned long x)
140{
141 unsigned int id;
142
143 id = (((x)>>24) & 0xFFu);
144
145 return id;
146}
147
148static unsigned long set_apic_id(unsigned int id)
149{
150 unsigned long x;
151
152 x = ((id & 0xFFu)<<24);
153 return x;
154}
155
156static unsigned int read_xapic_id(void)
157{
158 unsigned int id;
159
160 id = flat_get_apic_id(apic_read(APIC_ID));
161 return id;
162}
163
164static int flat_apic_id_registered(void)
165{
166 return physid_isset(read_xapic_id(), phys_cpu_present_map);
167}
168
169static int flat_phys_pkg_id(int initial_apic_id, int index_msb)
170{
171 return initial_apic_id >> index_msb;
172}
173
174static int flat_probe(void)
175{
176 return 1;
177}
178
179static struct apic apic_flat = {
180 .name = "flat",
181 .probe = flat_probe,
182 .acpi_madt_oem_check = flat_acpi_madt_oem_check,
183 .apic_id_valid = default_apic_id_valid,
184 .apic_id_registered = flat_apic_id_registered,
185
186 .irq_delivery_mode = dest_LowestPrio,
187 .irq_dest_mode = 1, /* logical */
188
189 .target_cpus = flat_target_cpus,
190 .disable_esr = 0,
191 .dest_logical = APIC_DEST_LOGICAL,
192 .check_apicid_used = NULL,
193 .check_apicid_present = NULL,
194
195 .vector_allocation_domain = flat_vector_allocation_domain,
196 .init_apic_ldr = flat_init_apic_ldr,
197
198 .ioapic_phys_id_map = NULL,
199 .setup_apic_routing = NULL,
200 .multi_timer_check = NULL,
201 .cpu_present_to_apicid = default_cpu_present_to_apicid,
202 .apicid_to_cpu_present = NULL,
203 .setup_portio_remap = NULL,
204 .check_phys_apicid_present = default_check_phys_apicid_present,
205 .enable_apic_mode = NULL,
206 .phys_pkg_id = flat_phys_pkg_id,
207 .mps_oem_check = NULL,
208
209 .get_apic_id = flat_get_apic_id,
210 .set_apic_id = set_apic_id,
211 .apic_id_mask = 0xFFu << 24,
212
213 .cpu_mask_to_apicid = default_cpu_mask_to_apicid,
214 .cpu_mask_to_apicid_and = default_cpu_mask_to_apicid_and,
215
216 .send_IPI_mask = flat_send_IPI_mask,
217 .send_IPI_mask_allbutself = flat_send_IPI_mask_allbutself,
218 .send_IPI_allbutself = flat_send_IPI_allbutself,
219 .send_IPI_all = flat_send_IPI_all,
220 .send_IPI_self = apic_send_IPI_self,
221
222 .trampoline_phys_low = DEFAULT_TRAMPOLINE_PHYS_LOW,
223 .trampoline_phys_high = DEFAULT_TRAMPOLINE_PHYS_HIGH,
224 .wait_for_init_deassert = NULL,
225 .smp_callin_clear_local_apic = NULL,
226 .inquire_remote_apic = default_inquire_remote_apic,
227
228 .read = native_apic_mem_read,
229 .write = native_apic_mem_write,
230 .eoi_write = native_apic_mem_write,
231 .icr_read = native_apic_icr_read,
232 .icr_write = native_apic_icr_write,
233 .wait_icr_idle = native_apic_wait_icr_idle,
234 .safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
235};
236
237/*
238 * Physflat mode is used when there are more than 8 CPUs on a system.
239 * We cannot use logical delivery in this case because the mask
240 * overflows, so use physical mode.
241 */
242static int physflat_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
243{
244#ifdef CONFIG_ACPI
245 /*
246 * Quirk: some x86_64 machines can only use physical APIC mode
247 * regardless of how many processors are present (x86_64 ES7000
248 * is an example).
249 */
250 if (acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID &&
251 (acpi_gbl_FADT.flags & ACPI_FADT_APIC_PHYSICAL)) {
252 printk(KERN_DEBUG "system APIC only can use physical flat");
253 return 1;
254 }
255
256 if (!strncmp(oem_id, "IBM", 3) && !strncmp(oem_table_id, "EXA", 3)) {
257 printk(KERN_DEBUG "IBM Summit detected, will use apic physical");
258 return 1;
259 }
260#endif
261
262 return 0;
263}
264
265static const struct cpumask *physflat_target_cpus(void)
266{
267 return cpu_online_mask;
268}
269
270static void physflat_vector_allocation_domain(int cpu, struct cpumask *retmask)
271{
272 cpumask_clear(retmask);
273 cpumask_set_cpu(cpu, retmask);
274}
275
276static void physflat_send_IPI_mask(const struct cpumask *cpumask, int vector)
277{
278 default_send_IPI_mask_sequence_phys(cpumask, vector);
279}
280
281static void physflat_send_IPI_mask_allbutself(const struct cpumask *cpumask,
282 int vector)
283{
284 default_send_IPI_mask_allbutself_phys(cpumask, vector);
285}
286
287static void physflat_send_IPI_allbutself(int vector)
288{
289 default_send_IPI_mask_allbutself_phys(cpu_online_mask, vector);
290}
291
292static void physflat_send_IPI_all(int vector)
293{
294 physflat_send_IPI_mask(cpu_online_mask, vector);
295}
296
297static unsigned int physflat_cpu_mask_to_apicid(const struct cpumask *cpumask)
298{
299 int cpu;
300
301 /*
302 * We're using fixed IRQ delivery, can only return one phys APIC ID.
303 * May as well be the first.
304 */
305 cpu = cpumask_first(cpumask);
306 if ((unsigned)cpu < nr_cpu_ids)
307 return per_cpu(x86_cpu_to_apicid, cpu);
308 else
309 return BAD_APICID;
310}
311
312static unsigned int
313physflat_cpu_mask_to_apicid_and(const struct cpumask *cpumask,
314 const struct cpumask *andmask)
315{
316 int cpu;
317
318 /*
319 * We're using fixed IRQ delivery, can only return one phys APIC ID.
320 * May as well be the first.
321 */
322 for_each_cpu_and(cpu, cpumask, andmask) {
323 if (cpumask_test_cpu(cpu, cpu_online_mask))
324 break;
325 }
326 return per_cpu(x86_cpu_to_apicid, cpu);
327}
328
329static int physflat_probe(void)
330{
331 if (apic == &apic_physflat || num_possible_cpus() > 8)
332 return 1;
333
334 return 0;
335}
336
337static struct apic apic_physflat = {
338
339 .name = "physical flat",
340 .probe = physflat_probe,
341 .acpi_madt_oem_check = physflat_acpi_madt_oem_check,
342 .apic_id_valid = default_apic_id_valid,
343 .apic_id_registered = flat_apic_id_registered,
344
345 .irq_delivery_mode = dest_Fixed,
346 .irq_dest_mode = 0, /* physical */
347
348 .target_cpus = physflat_target_cpus,
349 .disable_esr = 0,
350 .dest_logical = 0,
351 .check_apicid_used = NULL,
352 .check_apicid_present = NULL,
353
354 .vector_allocation_domain = physflat_vector_allocation_domain,
355 /* not needed, but shouldn't hurt: */
356 .init_apic_ldr = flat_init_apic_ldr,
357
358 .ioapic_phys_id_map = NULL,
359 .setup_apic_routing = NULL,
360 .multi_timer_check = NULL,
361 .cpu_present_to_apicid = default_cpu_present_to_apicid,
362 .apicid_to_cpu_present = NULL,
363 .setup_portio_remap = NULL,
364 .check_phys_apicid_present = default_check_phys_apicid_present,
365 .enable_apic_mode = NULL,
366 .phys_pkg_id = flat_phys_pkg_id,
367 .mps_oem_check = NULL,
368
369 .get_apic_id = flat_get_apic_id,
370 .set_apic_id = set_apic_id,
371 .apic_id_mask = 0xFFu << 24,
372
373 .cpu_mask_to_apicid = physflat_cpu_mask_to_apicid,
374 .cpu_mask_to_apicid_and = physflat_cpu_mask_to_apicid_and,
375
376 .send_IPI_mask = physflat_send_IPI_mask,
377 .send_IPI_mask_allbutself = physflat_send_IPI_mask_allbutself,
378 .send_IPI_allbutself = physflat_send_IPI_allbutself,
379 .send_IPI_all = physflat_send_IPI_all,
380 .send_IPI_self = apic_send_IPI_self,
381
382 .trampoline_phys_low = DEFAULT_TRAMPOLINE_PHYS_LOW,
383 .trampoline_phys_high = DEFAULT_TRAMPOLINE_PHYS_HIGH,
384 .wait_for_init_deassert = NULL,
385 .smp_callin_clear_local_apic = NULL,
386 .inquire_remote_apic = default_inquire_remote_apic,
387
388 .read = native_apic_mem_read,
389 .write = native_apic_mem_write,
390 .eoi_write = native_apic_mem_write,
391 .icr_read = native_apic_icr_read,
392 .icr_write = native_apic_icr_write,
393 .wait_icr_idle = native_apic_wait_icr_idle,
394 .safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
395};
396
397/*
398 * We need to check for physflat first, so this order is important.
399 */
400apic_drivers(apic_physflat, apic_flat);
1/*
2 * Copyright 2004 James Cleverdon, IBM.
3 * Subject to the GNU Public License, v.2
4 *
5 * Flat APIC subarch code.
6 *
7 * Hacked for x86-64 by James Cleverdon from i386 architecture code by
8 * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and
9 * James Cleverdon.
10 */
11#include <linux/errno.h>
12#include <linux/threads.h>
13#include <linux/cpumask.h>
14#include <linux/string.h>
15#include <linux/kernel.h>
16#include <linux/ctype.h>
17#include <linux/hardirq.h>
18#include <linux/module.h>
19#include <asm/smp.h>
20#include <asm/apic.h>
21#include <asm/ipi.h>
22
23#include <linux/acpi.h>
24
25static struct apic apic_physflat;
26static struct apic apic_flat;
27
28struct apic __read_mostly *apic = &apic_flat;
29EXPORT_SYMBOL_GPL(apic);
30
31static int flat_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
32{
33 return 1;
34}
35
36/*
37 * Set up the logical destination ID.
38 *
39 * Intel recommends to set DFR, LDR and TPR before enabling
40 * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
41 * document number 292116). So here it goes...
42 */
43void flat_init_apic_ldr(void)
44{
45 unsigned long val;
46 unsigned long num, id;
47
48 num = smp_processor_id();
49 id = 1UL << num;
50 apic_write(APIC_DFR, APIC_DFR_FLAT);
51 val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
52 val |= SET_APIC_LOGICAL_ID(id);
53 apic_write(APIC_LDR, val);
54}
55
56static void _flat_send_IPI_mask(unsigned long mask, int vector)
57{
58 unsigned long flags;
59
60 local_irq_save(flags);
61 __default_send_IPI_dest_field(mask, vector, apic->dest_logical);
62 local_irq_restore(flags);
63}
64
65static void flat_send_IPI_mask(const struct cpumask *cpumask, int vector)
66{
67 unsigned long mask = cpumask_bits(cpumask)[0];
68
69 _flat_send_IPI_mask(mask, vector);
70}
71
72static void
73flat_send_IPI_mask_allbutself(const struct cpumask *cpumask, int vector)
74{
75 unsigned long mask = cpumask_bits(cpumask)[0];
76 int cpu = smp_processor_id();
77
78 if (cpu < BITS_PER_LONG)
79 clear_bit(cpu, &mask);
80
81 _flat_send_IPI_mask(mask, vector);
82}
83
84static void flat_send_IPI_allbutself(int vector)
85{
86 int cpu = smp_processor_id();
87#ifdef CONFIG_HOTPLUG_CPU
88 int hotplug = 1;
89#else
90 int hotplug = 0;
91#endif
92 if (hotplug || vector == NMI_VECTOR) {
93 if (!cpumask_equal(cpu_online_mask, cpumask_of(cpu))) {
94 unsigned long mask = cpumask_bits(cpu_online_mask)[0];
95
96 if (cpu < BITS_PER_LONG)
97 clear_bit(cpu, &mask);
98
99 _flat_send_IPI_mask(mask, vector);
100 }
101 } else if (num_online_cpus() > 1) {
102 __default_send_IPI_shortcut(APIC_DEST_ALLBUT,
103 vector, apic->dest_logical);
104 }
105}
106
107static void flat_send_IPI_all(int vector)
108{
109 if (vector == NMI_VECTOR) {
110 flat_send_IPI_mask(cpu_online_mask, vector);
111 } else {
112 __default_send_IPI_shortcut(APIC_DEST_ALLINC,
113 vector, apic->dest_logical);
114 }
115}
116
117static unsigned int flat_get_apic_id(unsigned long x)
118{
119 unsigned int id;
120
121 id = (((x)>>24) & 0xFFu);
122
123 return id;
124}
125
126static unsigned long set_apic_id(unsigned int id)
127{
128 unsigned long x;
129
130 x = ((id & 0xFFu)<<24);
131 return x;
132}
133
134static unsigned int read_xapic_id(void)
135{
136 unsigned int id;
137
138 id = flat_get_apic_id(apic_read(APIC_ID));
139 return id;
140}
141
142static int flat_apic_id_registered(void)
143{
144 return physid_isset(read_xapic_id(), phys_cpu_present_map);
145}
146
147static int flat_phys_pkg_id(int initial_apic_id, int index_msb)
148{
149 return initial_apic_id >> index_msb;
150}
151
152static int flat_probe(void)
153{
154 return 1;
155}
156
157static struct apic apic_flat = {
158 .name = "flat",
159 .probe = flat_probe,
160 .acpi_madt_oem_check = flat_acpi_madt_oem_check,
161 .apic_id_valid = default_apic_id_valid,
162 .apic_id_registered = flat_apic_id_registered,
163
164 .irq_delivery_mode = dest_LowestPrio,
165 .irq_dest_mode = 1, /* logical */
166
167 .target_cpus = online_target_cpus,
168 .disable_esr = 0,
169 .dest_logical = APIC_DEST_LOGICAL,
170 .check_apicid_used = NULL,
171
172 .vector_allocation_domain = flat_vector_allocation_domain,
173 .init_apic_ldr = flat_init_apic_ldr,
174
175 .ioapic_phys_id_map = NULL,
176 .setup_apic_routing = NULL,
177 .cpu_present_to_apicid = default_cpu_present_to_apicid,
178 .apicid_to_cpu_present = NULL,
179 .check_phys_apicid_present = default_check_phys_apicid_present,
180 .phys_pkg_id = flat_phys_pkg_id,
181
182 .get_apic_id = flat_get_apic_id,
183 .set_apic_id = set_apic_id,
184 .apic_id_mask = 0xFFu << 24,
185
186 .cpu_mask_to_apicid_and = flat_cpu_mask_to_apicid_and,
187
188 .send_IPI = default_send_IPI_single,
189 .send_IPI_mask = flat_send_IPI_mask,
190 .send_IPI_mask_allbutself = flat_send_IPI_mask_allbutself,
191 .send_IPI_allbutself = flat_send_IPI_allbutself,
192 .send_IPI_all = flat_send_IPI_all,
193 .send_IPI_self = apic_send_IPI_self,
194
195 .inquire_remote_apic = default_inquire_remote_apic,
196
197 .read = native_apic_mem_read,
198 .write = native_apic_mem_write,
199 .eoi_write = native_apic_mem_write,
200 .icr_read = native_apic_icr_read,
201 .icr_write = native_apic_icr_write,
202 .wait_icr_idle = native_apic_wait_icr_idle,
203 .safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
204};
205
206/*
207 * Physflat mode is used when there are more than 8 CPUs on a system.
208 * We cannot use logical delivery in this case because the mask
209 * overflows, so use physical mode.
210 */
211static int physflat_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
212{
213#ifdef CONFIG_ACPI
214 /*
215 * Quirk: some x86_64 machines can only use physical APIC mode
216 * regardless of how many processors are present (x86_64 ES7000
217 * is an example).
218 */
219 if (acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID &&
220 (acpi_gbl_FADT.flags & ACPI_FADT_APIC_PHYSICAL)) {
221 printk(KERN_DEBUG "system APIC only can use physical flat");
222 return 1;
223 }
224
225 if (!strncmp(oem_id, "IBM", 3) && !strncmp(oem_table_id, "EXA", 3)) {
226 printk(KERN_DEBUG "IBM Summit detected, will use apic physical");
227 return 1;
228 }
229#endif
230
231 return 0;
232}
233
234static void physflat_send_IPI_allbutself(int vector)
235{
236 default_send_IPI_mask_allbutself_phys(cpu_online_mask, vector);
237}
238
239static void physflat_send_IPI_all(int vector)
240{
241 default_send_IPI_mask_sequence_phys(cpu_online_mask, vector);
242}
243
244static int physflat_probe(void)
245{
246 if (apic == &apic_physflat || num_possible_cpus() > 8)
247 return 1;
248
249 return 0;
250}
251
252static struct apic apic_physflat = {
253
254 .name = "physical flat",
255 .probe = physflat_probe,
256 .acpi_madt_oem_check = physflat_acpi_madt_oem_check,
257 .apic_id_valid = default_apic_id_valid,
258 .apic_id_registered = flat_apic_id_registered,
259
260 .irq_delivery_mode = dest_Fixed,
261 .irq_dest_mode = 0, /* physical */
262
263 .target_cpus = online_target_cpus,
264 .disable_esr = 0,
265 .dest_logical = 0,
266 .check_apicid_used = NULL,
267
268 .vector_allocation_domain = default_vector_allocation_domain,
269 /* not needed, but shouldn't hurt: */
270 .init_apic_ldr = flat_init_apic_ldr,
271
272 .ioapic_phys_id_map = NULL,
273 .setup_apic_routing = NULL,
274 .cpu_present_to_apicid = default_cpu_present_to_apicid,
275 .apicid_to_cpu_present = NULL,
276 .check_phys_apicid_present = default_check_phys_apicid_present,
277 .phys_pkg_id = flat_phys_pkg_id,
278
279 .get_apic_id = flat_get_apic_id,
280 .set_apic_id = set_apic_id,
281 .apic_id_mask = 0xFFu << 24,
282
283 .cpu_mask_to_apicid_and = default_cpu_mask_to_apicid_and,
284
285 .send_IPI = default_send_IPI_single_phys,
286 .send_IPI_mask = default_send_IPI_mask_sequence_phys,
287 .send_IPI_mask_allbutself = default_send_IPI_mask_allbutself_phys,
288 .send_IPI_allbutself = physflat_send_IPI_allbutself,
289 .send_IPI_all = physflat_send_IPI_all,
290 .send_IPI_self = apic_send_IPI_self,
291
292 .inquire_remote_apic = default_inquire_remote_apic,
293
294 .read = native_apic_mem_read,
295 .write = native_apic_mem_write,
296 .eoi_write = native_apic_mem_write,
297 .icr_read = native_apic_icr_read,
298 .icr_write = native_apic_icr_write,
299 .wait_icr_idle = native_apic_wait_icr_idle,
300 .safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
301};
302
303/*
304 * We need to check for physflat first, so this order is important.
305 */
306apic_drivers(apic_physflat, apic_flat);