Loading...
1#include <asm-generic/vmlinux.lds.h>
2#include <asm/page.h>
3#include <asm/cache.h>
4#include <asm/thread_info.h>
5#include <hv/hypervisor.h>
6
7/* Text loads starting from the supervisor interrupt vector address. */
8#define TEXT_OFFSET MEM_SV_INTRPT
9
10OUTPUT_ARCH(tile)
11ENTRY(_start)
12jiffies = jiffies_64;
13
14PHDRS
15{
16 intrpt1 PT_LOAD ;
17 text PT_LOAD ;
18 data PT_LOAD ;
19}
20SECTIONS
21{
22 /* Text is loaded with a different VA than data; start with text. */
23 #undef LOAD_OFFSET
24 #define LOAD_OFFSET TEXT_OFFSET
25
26 /* Interrupt vectors */
27 .intrpt1 (LOAD_OFFSET) : AT ( 0 ) /* put at the start of physical memory */
28 {
29 _text = .;
30 _stext = .;
31 *(.intrpt1)
32 } :intrpt1 =0
33
34 /* Hypervisor call vectors */
35 #include "hvglue.lds"
36
37 /* Now the real code */
38 . = ALIGN(0x20000);
39 .text : AT (ADDR(.text) - LOAD_OFFSET) {
40 HEAD_TEXT
41 SCHED_TEXT
42 LOCK_TEXT
43 __fix_text_end = .; /* tile-cpack won't rearrange before this */
44 TEXT_TEXT
45 *(.text.*)
46 *(.coldtext*)
47 *(.fixup)
48 *(.gnu.warning)
49 } :text =0
50 _etext = .;
51
52 /* "Init" is divided into two areas with very different virtual addresses. */
53 INIT_TEXT_SECTION(PAGE_SIZE)
54
55 /* Now we skip back to PAGE_OFFSET for the data. */
56 . = (. - TEXT_OFFSET + PAGE_OFFSET);
57 #undef LOAD_OFFSET
58 #define LOAD_OFFSET PAGE_OFFSET
59
60 . = ALIGN(PAGE_SIZE);
61 VMLINUX_SYMBOL(_sinitdata) = .;
62 INIT_DATA_SECTION(16) :data =0
63 PERCPU_SECTION(L2_CACHE_BYTES)
64 . = ALIGN(PAGE_SIZE);
65 VMLINUX_SYMBOL(_einitdata) = .;
66
67 _sdata = .; /* Start of data section */
68
69 RO_DATA_SECTION(PAGE_SIZE)
70
71 /* initially writeable, then read-only */
72 . = ALIGN(PAGE_SIZE);
73 __w1data_begin = .;
74 .w1data : AT(ADDR(.w1data) - LOAD_OFFSET) {
75 VMLINUX_SYMBOL(__w1data_begin) = .;
76 *(.w1data)
77 VMLINUX_SYMBOL(__w1data_end) = .;
78 }
79
80 RW_DATA_SECTION(L2_CACHE_BYTES, PAGE_SIZE, THREAD_SIZE)
81
82 _edata = .;
83
84 EXCEPTION_TABLE(L2_CACHE_BYTES)
85 NOTES
86
87
88 BSS_SECTION(8, PAGE_SIZE, 1)
89 _end = . ;
90
91 STABS_DEBUG
92 DWARF_DEBUG
93
94 DISCARDS
95}
1#include <asm-generic/vmlinux.lds.h>
2#include <asm/page.h>
3#include <asm/cache.h>
4#include <asm/thread_info.h>
5#include <hv/hypervisor.h>
6
7/* Text loads starting from the supervisor interrupt vector address. */
8#define TEXT_OFFSET MEM_SV_START
9
10OUTPUT_ARCH(tile)
11ENTRY(_start)
12jiffies = jiffies_64;
13
14PHDRS
15{
16 intrpt PT_LOAD ;
17 text PT_LOAD ;
18 data PT_LOAD ;
19}
20SECTIONS
21{
22 /* Text is loaded with a different VA than data; start with text. */
23 #undef LOAD_OFFSET
24 #define LOAD_OFFSET TEXT_OFFSET
25
26 /* Interrupt vectors */
27 .intrpt (LOAD_OFFSET) : AT ( 0 ) /* put at the start of physical memory */
28 {
29 _text = .;
30 *(.intrpt)
31 } :intrpt =0
32
33 /* Hypervisor call vectors */
34 . = ALIGN(0x10000);
35 .hvglue : AT (ADDR(.hvglue) - LOAD_OFFSET) {
36 *(.hvglue)
37 } :NONE
38
39 /* Now the real code */
40 . = ALIGN(0x20000);
41 _stext = .;
42 .text : AT (ADDR(.text) - LOAD_OFFSET) {
43 HEAD_TEXT
44 SCHED_TEXT
45 CPUIDLE_TEXT
46 LOCK_TEXT
47 KPROBES_TEXT
48 IRQENTRY_TEXT
49 SOFTIRQENTRY_TEXT
50 __fix_text_end = .; /* tile-cpack won't rearrange before this */
51 ALIGN_FUNCTION();
52 *(.hottext*)
53 TEXT_TEXT
54 *(.text.*)
55 *(.coldtext*)
56 *(.fixup)
57 *(.gnu.warning)
58 } :text =0
59 _etext = .;
60
61 /* "Init" is divided into two areas with very different virtual addresses. */
62 INIT_TEXT_SECTION(PAGE_SIZE)
63
64 /*
65 * Some things, like the __jump_table, may contain symbol references
66 * to __exit text, so include such text in the final image if so.
67 * In that case we also override the _einittext from INIT_TEXT_SECTION.
68 */
69#ifdef CONFIG_JUMP_LABEL
70 .exit.text : {
71 EXIT_TEXT
72 _einittext = .;
73 }
74#endif
75
76 /* Now we skip back to PAGE_OFFSET for the data. */
77 . = (. - TEXT_OFFSET + PAGE_OFFSET);
78 #undef LOAD_OFFSET
79 #define LOAD_OFFSET PAGE_OFFSET
80
81 . = ALIGN(PAGE_SIZE);
82 __init_begin = .;
83 INIT_DATA_SECTION(16) :data =0
84 PERCPU_SECTION(L2_CACHE_BYTES)
85 . = ALIGN(PAGE_SIZE);
86 __init_end = .;
87
88 _sdata = .; /* Start of data section */
89 RO_DATA_SECTION(PAGE_SIZE)
90 RW_DATA_SECTION(L2_CACHE_BYTES, PAGE_SIZE, THREAD_SIZE)
91 _edata = .;
92
93 EXCEPTION_TABLE(L2_CACHE_BYTES)
94 NOTES
95
96
97 BSS_SECTION(8, PAGE_SIZE, 1)
98 _end = . ;
99
100 STABS_DEBUG
101 DWARF_DEBUG
102
103 DISCARDS
104}