Loading...
1/*
2 * board-devkit8000.c - TimLL Devkit8000
3 *
4 * Copyright (C) 2009 Kim Botherway
5 * Copyright (C) 2010 Thomas Weber
6 *
7 * Modified from mach-omap2/board-omap3beagle.c
8 *
9 * Initial code: Syed Mohammed Khasim
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#include <linux/kernel.h>
17#include <linux/init.h>
18#include <linux/platform_device.h>
19#include <linux/delay.h>
20#include <linux/err.h>
21#include <linux/clk.h>
22#include <linux/io.h>
23#include <linux/leds.h>
24#include <linux/gpio.h>
25#include <linux/input.h>
26#include <linux/gpio_keys.h>
27
28#include <linux/mtd/mtd.h>
29#include <linux/mtd/partitions.h>
30#include <linux/mtd/nand.h>
31#include <linux/mmc/host.h>
32
33#include <linux/regulator/machine.h>
34#include <linux/i2c/twl.h>
35
36#include <mach/hardware.h>
37#include <mach/id.h>
38#include <asm/mach-types.h>
39#include <asm/mach/arch.h>
40#include <asm/mach/map.h>
41#include <asm/mach/flash.h>
42
43#include <plat/board.h>
44#include "common.h"
45#include <plat/gpmc.h>
46#include <plat/nand.h>
47#include <plat/usb.h>
48#include <video/omapdss.h>
49#include <video/omap-panel-generic-dpi.h>
50#include <video/omap-panel-tfp410.h>
51
52#include <plat/mcspi.h>
53#include <linux/input/matrix_keypad.h>
54#include <linux/spi/spi.h>
55#include <linux/dm9000.h>
56#include <linux/interrupt.h>
57
58#include "sdram-micron-mt46h32m32lf-6.h"
59
60#include "mux.h"
61#include "hsmmc.h"
62#include "common-board-devices.h"
63
64#define OMAP_DM9000_GPIO_IRQ 25
65#define OMAP3_DEVKIT_TS_GPIO 27
66
67static struct mtd_partition devkit8000_nand_partitions[] = {
68 /* All the partition sizes are listed in terms of NAND block size */
69 {
70 .name = "X-Loader",
71 .offset = 0,
72 .size = 4 * NAND_BLOCK_SIZE,
73 .mask_flags = MTD_WRITEABLE, /* force read-only */
74 },
75 {
76 .name = "U-Boot",
77 .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
78 .size = 15 * NAND_BLOCK_SIZE,
79 .mask_flags = MTD_WRITEABLE, /* force read-only */
80 },
81 {
82 .name = "U-Boot Env",
83 .offset = MTDPART_OFS_APPEND, /* Offset = 0x260000 */
84 .size = 1 * NAND_BLOCK_SIZE,
85 },
86 {
87 .name = "Kernel",
88 .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */
89 .size = 32 * NAND_BLOCK_SIZE,
90 },
91 {
92 .name = "File System",
93 .offset = MTDPART_OFS_APPEND, /* Offset = 0x680000 */
94 .size = MTDPART_SIZ_FULL,
95 },
96};
97
98static struct omap2_hsmmc_info mmc[] = {
99 {
100 .mmc = 1,
101 .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA,
102 .gpio_wp = 29,
103 .deferred = true,
104 },
105 {} /* Terminator */
106};
107
108static int devkit8000_panel_enable_lcd(struct omap_dss_device *dssdev)
109{
110 if (gpio_is_valid(dssdev->reset_gpio))
111 gpio_set_value_cansleep(dssdev->reset_gpio, 1);
112 return 0;
113}
114
115static void devkit8000_panel_disable_lcd(struct omap_dss_device *dssdev)
116{
117 if (gpio_is_valid(dssdev->reset_gpio))
118 gpio_set_value_cansleep(dssdev->reset_gpio, 0);
119}
120
121static struct regulator_consumer_supply devkit8000_vmmc1_supply[] = {
122 REGULATOR_SUPPLY("vmmc", "omap_hsmmc.0"),
123};
124
125/* ads7846 on SPI */
126static struct regulator_consumer_supply devkit8000_vio_supply[] = {
127 REGULATOR_SUPPLY("vcc", "spi2.0"),
128};
129
130static struct panel_generic_dpi_data lcd_panel = {
131 .name = "innolux_at070tn83",
132 .platform_enable = devkit8000_panel_enable_lcd,
133 .platform_disable = devkit8000_panel_disable_lcd,
134};
135
136static struct omap_dss_device devkit8000_lcd_device = {
137 .name = "lcd",
138 .type = OMAP_DISPLAY_TYPE_DPI,
139 .driver_name = "generic_dpi_panel",
140 .data = &lcd_panel,
141 .phy.dpi.data_lines = 24,
142};
143
144static struct tfp410_platform_data dvi_panel = {
145 .power_down_gpio = -1,
146};
147
148static struct omap_dss_device devkit8000_dvi_device = {
149 .name = "dvi",
150 .type = OMAP_DISPLAY_TYPE_DPI,
151 .driver_name = "tfp410",
152 .data = &dvi_panel,
153 .phy.dpi.data_lines = 24,
154};
155
156static struct omap_dss_device devkit8000_tv_device = {
157 .name = "tv",
158 .driver_name = "venc",
159 .type = OMAP_DISPLAY_TYPE_VENC,
160 .phy.venc.type = OMAP_DSS_VENC_TYPE_SVIDEO,
161};
162
163
164static struct omap_dss_device *devkit8000_dss_devices[] = {
165 &devkit8000_lcd_device,
166 &devkit8000_dvi_device,
167 &devkit8000_tv_device,
168};
169
170static struct omap_dss_board_info devkit8000_dss_data = {
171 .num_devices = ARRAY_SIZE(devkit8000_dss_devices),
172 .devices = devkit8000_dss_devices,
173 .default_device = &devkit8000_lcd_device,
174};
175
176static uint32_t board_keymap[] = {
177 KEY(0, 0, KEY_1),
178 KEY(1, 0, KEY_2),
179 KEY(2, 0, KEY_3),
180 KEY(0, 1, KEY_4),
181 KEY(1, 1, KEY_5),
182 KEY(2, 1, KEY_6),
183 KEY(3, 1, KEY_F5),
184 KEY(0, 2, KEY_7),
185 KEY(1, 2, KEY_8),
186 KEY(2, 2, KEY_9),
187 KEY(3, 2, KEY_F6),
188 KEY(0, 3, KEY_F7),
189 KEY(1, 3, KEY_0),
190 KEY(2, 3, KEY_F8),
191 PERSISTENT_KEY(4, 5),
192 KEY(4, 4, KEY_VOLUMEUP),
193 KEY(5, 5, KEY_VOLUMEDOWN),
194 0
195};
196
197static struct matrix_keymap_data board_map_data = {
198 .keymap = board_keymap,
199 .keymap_size = ARRAY_SIZE(board_keymap),
200};
201
202static struct twl4030_keypad_data devkit8000_kp_data = {
203 .keymap_data = &board_map_data,
204 .rows = 6,
205 .cols = 6,
206 .rep = 1,
207};
208
209static struct gpio_led gpio_leds[];
210
211static int devkit8000_twl_gpio_setup(struct device *dev,
212 unsigned gpio, unsigned ngpio)
213{
214 int ret;
215
216 /* gpio + 0 is "mmc0_cd" (input/IRQ) */
217 mmc[0].gpio_cd = gpio + 0;
218 omap_hsmmc_late_init(mmc);
219
220 /* TWL4030_GPIO_MAX + 1 == ledB, PMU_STAT (out, active low LED) */
221 gpio_leds[2].gpio = gpio + TWL4030_GPIO_MAX + 1;
222
223 /* TWL4030_GPIO_MAX + 0 is "LCD_PWREN" (out, active high) */
224 devkit8000_lcd_device.reset_gpio = gpio + TWL4030_GPIO_MAX + 0;
225 ret = gpio_request_one(devkit8000_lcd_device.reset_gpio,
226 GPIOF_OUT_INIT_LOW, "LCD_PWREN");
227 if (ret < 0) {
228 devkit8000_lcd_device.reset_gpio = -EINVAL;
229 printk(KERN_ERR "Failed to request GPIO for LCD_PWRN\n");
230 }
231
232 /* gpio + 7 is "DVI_PD" (out, active low) */
233 dvi_panel.power_down_gpio = gpio + 7;
234
235 return 0;
236}
237
238static struct twl4030_gpio_platform_data devkit8000_gpio_data = {
239 .gpio_base = OMAP_MAX_GPIO_LINES,
240 .irq_base = TWL4030_GPIO_IRQ_BASE,
241 .irq_end = TWL4030_GPIO_IRQ_END,
242 .use_leds = true,
243 .pulldowns = BIT(1) | BIT(2) | BIT(6) | BIT(8) | BIT(13)
244 | BIT(15) | BIT(16) | BIT(17),
245 .setup = devkit8000_twl_gpio_setup,
246};
247
248static struct regulator_consumer_supply devkit8000_vpll1_supplies[] = {
249 REGULATOR_SUPPLY("vdds_dsi", "omapdss"),
250 REGULATOR_SUPPLY("vdds_dsi", "omapdss_dsi.0"),
251};
252
253/* VMMC1 for MMC1 pins CMD, CLK, DAT0..DAT3 (20 mA, plus card == max 220 mA) */
254static struct regulator_init_data devkit8000_vmmc1 = {
255 .constraints = {
256 .min_uV = 1850000,
257 .max_uV = 3150000,
258 .valid_modes_mask = REGULATOR_MODE_NORMAL
259 | REGULATOR_MODE_STANDBY,
260 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
261 | REGULATOR_CHANGE_MODE
262 | REGULATOR_CHANGE_STATUS,
263 },
264 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vmmc1_supply),
265 .consumer_supplies = devkit8000_vmmc1_supply,
266};
267
268/* VPLL1 for digital video outputs */
269static struct regulator_init_data devkit8000_vpll1 = {
270 .constraints = {
271 .min_uV = 1800000,
272 .max_uV = 1800000,
273 .valid_modes_mask = REGULATOR_MODE_NORMAL
274 | REGULATOR_MODE_STANDBY,
275 .valid_ops_mask = REGULATOR_CHANGE_MODE
276 | REGULATOR_CHANGE_STATUS,
277 },
278 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vpll1_supplies),
279 .consumer_supplies = devkit8000_vpll1_supplies,
280};
281
282/* VAUX4 for ads7846 and nubs */
283static struct regulator_init_data devkit8000_vio = {
284 .constraints = {
285 .min_uV = 1800000,
286 .max_uV = 1800000,
287 .apply_uV = true,
288 .valid_modes_mask = REGULATOR_MODE_NORMAL
289 | REGULATOR_MODE_STANDBY,
290 .valid_ops_mask = REGULATOR_CHANGE_MODE
291 | REGULATOR_CHANGE_STATUS,
292 },
293 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vio_supply),
294 .consumer_supplies = devkit8000_vio_supply,
295};
296
297static struct twl4030_platform_data devkit8000_twldata = {
298 /* platform_data for children goes here */
299 .gpio = &devkit8000_gpio_data,
300 .vmmc1 = &devkit8000_vmmc1,
301 .vpll1 = &devkit8000_vpll1,
302 .vio = &devkit8000_vio,
303 .keypad = &devkit8000_kp_data,
304};
305
306static int __init devkit8000_i2c_init(void)
307{
308 omap3_pmic_get_config(&devkit8000_twldata,
309 TWL_COMMON_PDATA_USB | TWL_COMMON_PDATA_AUDIO,
310 TWL_COMMON_REGULATOR_VDAC);
311 omap3_pmic_init("tps65930", &devkit8000_twldata);
312 /* Bus 3 is attached to the DVI port where devices like the pico DLP
313 * projector don't work reliably with 400kHz */
314 omap_register_i2c_bus(3, 400, NULL, 0);
315 return 0;
316}
317
318static struct gpio_led gpio_leds[] = {
319 {
320 .name = "led1",
321 .default_trigger = "heartbeat",
322 .gpio = 186,
323 .active_low = true,
324 },
325 {
326 .name = "led2",
327 .default_trigger = "mmc0",
328 .gpio = 163,
329 .active_low = true,
330 },
331 {
332 .name = "ledB",
333 .default_trigger = "none",
334 .gpio = 153,
335 .active_low = true,
336 },
337 {
338 .name = "led3",
339 .default_trigger = "none",
340 .gpio = 164,
341 .active_low = true,
342 },
343};
344
345static struct gpio_led_platform_data gpio_led_info = {
346 .leds = gpio_leds,
347 .num_leds = ARRAY_SIZE(gpio_leds),
348};
349
350static struct platform_device leds_gpio = {
351 .name = "leds-gpio",
352 .id = -1,
353 .dev = {
354 .platform_data = &gpio_led_info,
355 },
356};
357
358static struct gpio_keys_button gpio_buttons[] = {
359 {
360 .code = BTN_EXTRA,
361 .gpio = 26,
362 .desc = "user",
363 .wakeup = 1,
364 },
365};
366
367static struct gpio_keys_platform_data gpio_key_info = {
368 .buttons = gpio_buttons,
369 .nbuttons = ARRAY_SIZE(gpio_buttons),
370};
371
372static struct platform_device keys_gpio = {
373 .name = "gpio-keys",
374 .id = -1,
375 .dev = {
376 .platform_data = &gpio_key_info,
377 },
378};
379
380#define OMAP_DM9000_BASE 0x2c000000
381
382static struct resource omap_dm9000_resources[] = {
383 [0] = {
384 .start = OMAP_DM9000_BASE,
385 .end = (OMAP_DM9000_BASE + 0x4 - 1),
386 .flags = IORESOURCE_MEM,
387 },
388 [1] = {
389 .start = (OMAP_DM9000_BASE + 0x400),
390 .end = (OMAP_DM9000_BASE + 0x400 + 0x4 - 1),
391 .flags = IORESOURCE_MEM,
392 },
393 [2] = {
394 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
395 },
396};
397
398static struct dm9000_plat_data omap_dm9000_platdata = {
399 .flags = DM9000_PLATF_16BITONLY,
400};
401
402static struct platform_device omap_dm9000_dev = {
403 .name = "dm9000",
404 .id = -1,
405 .num_resources = ARRAY_SIZE(omap_dm9000_resources),
406 .resource = omap_dm9000_resources,
407 .dev = {
408 .platform_data = &omap_dm9000_platdata,
409 },
410};
411
412static void __init omap_dm9000_init(void)
413{
414 unsigned char *eth_addr = omap_dm9000_platdata.dev_addr;
415 struct omap_die_id odi;
416 int ret;
417
418 ret = gpio_request_one(OMAP_DM9000_GPIO_IRQ, GPIOF_IN, "dm9000 irq");
419 if (ret < 0) {
420 printk(KERN_ERR "Failed to request GPIO%d for dm9000 IRQ\n",
421 OMAP_DM9000_GPIO_IRQ);
422 return;
423 }
424
425 /* init the mac address using DIE id */
426 omap_get_die_id(&odi);
427
428 eth_addr[0] = 0x02; /* locally administered */
429 eth_addr[1] = odi.id_1 & 0xff;
430 eth_addr[2] = (odi.id_0 & 0xff000000) >> 24;
431 eth_addr[3] = (odi.id_0 & 0x00ff0000) >> 16;
432 eth_addr[4] = (odi.id_0 & 0x0000ff00) >> 8;
433 eth_addr[5] = (odi.id_0 & 0x000000ff);
434}
435
436static struct platform_device *devkit8000_devices[] __initdata = {
437 &leds_gpio,
438 &keys_gpio,
439 &omap_dm9000_dev,
440};
441
442static const struct usbhs_omap_board_data usbhs_bdata __initconst = {
443
444 .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
445 .port_mode[1] = OMAP_USBHS_PORT_MODE_UNUSED,
446 .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
447
448 .phy_reset = true,
449 .reset_gpio_port[0] = -EINVAL,
450 .reset_gpio_port[1] = -EINVAL,
451 .reset_gpio_port[2] = -EINVAL
452};
453
454#ifdef CONFIG_OMAP_MUX
455static struct omap_board_mux board_mux[] __initdata = {
456 /* nCS and IRQ for Devkit8000 ethernet */
457 OMAP3_MUX(GPMC_NCS6, OMAP_MUX_MODE0),
458 OMAP3_MUX(ETK_D11, OMAP_MUX_MODE4 | OMAP_PIN_INPUT_PULLUP),
459
460 /* McSPI 2*/
461 OMAP3_MUX(MCSPI2_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
462 OMAP3_MUX(MCSPI2_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
463 OMAP3_MUX(MCSPI2_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
464 OMAP3_MUX(MCSPI2_CS0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
465 OMAP3_MUX(MCSPI2_CS1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
466
467 /* PENDOWN GPIO */
468 OMAP3_MUX(ETK_D13, OMAP_MUX_MODE4 | OMAP_PIN_INPUT),
469
470 /* mUSB */
471 OMAP3_MUX(HSUSB0_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
472 OMAP3_MUX(HSUSB0_STP, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
473 OMAP3_MUX(HSUSB0_DIR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
474 OMAP3_MUX(HSUSB0_NXT, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
475 OMAP3_MUX(HSUSB0_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
476 OMAP3_MUX(HSUSB0_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
477 OMAP3_MUX(HSUSB0_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
478 OMAP3_MUX(HSUSB0_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
479 OMAP3_MUX(HSUSB0_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
480 OMAP3_MUX(HSUSB0_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
481 OMAP3_MUX(HSUSB0_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
482 OMAP3_MUX(HSUSB0_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
483
484 /* USB 1 */
485 OMAP3_MUX(ETK_CTL, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
486 OMAP3_MUX(ETK_CLK, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT),
487 OMAP3_MUX(ETK_D8, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
488 OMAP3_MUX(ETK_D9, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
489 OMAP3_MUX(ETK_D0, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
490 OMAP3_MUX(ETK_D1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
491 OMAP3_MUX(ETK_D2, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
492 OMAP3_MUX(ETK_D3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
493 OMAP3_MUX(ETK_D4, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
494 OMAP3_MUX(ETK_D5, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
495 OMAP3_MUX(ETK_D6, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
496 OMAP3_MUX(ETK_D7, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
497
498 /* MMC 1 */
499 OMAP3_MUX(SDMMC1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
500 OMAP3_MUX(SDMMC1_CMD, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
501 OMAP3_MUX(SDMMC1_DAT0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
502 OMAP3_MUX(SDMMC1_DAT1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
503 OMAP3_MUX(SDMMC1_DAT2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
504 OMAP3_MUX(SDMMC1_DAT3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
505 OMAP3_MUX(SDMMC1_DAT4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
506 OMAP3_MUX(SDMMC1_DAT5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
507 OMAP3_MUX(SDMMC1_DAT6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
508 OMAP3_MUX(SDMMC1_DAT7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
509
510 /* McBSP 2 */
511 OMAP3_MUX(MCBSP2_FSX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
512 OMAP3_MUX(MCBSP2_CLKX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
513 OMAP3_MUX(MCBSP2_DR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
514 OMAP3_MUX(MCBSP2_DX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
515
516 /* I2C 1 */
517 OMAP3_MUX(I2C1_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
518 OMAP3_MUX(I2C1_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
519
520 /* I2C 2 */
521 OMAP3_MUX(I2C2_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
522 OMAP3_MUX(I2C2_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
523
524 /* I2C 3 */
525 OMAP3_MUX(I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
526 OMAP3_MUX(I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
527
528 /* I2C 4 */
529 OMAP3_MUX(I2C4_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
530 OMAP3_MUX(I2C4_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
531
532 /* serial ports */
533 OMAP3_MUX(MCBSP3_CLKX, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
534 OMAP3_MUX(MCBSP3_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
535 OMAP3_MUX(UART1_TX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
536 OMAP3_MUX(UART1_RX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
537
538 /* DSS */
539 OMAP3_MUX(DSS_PCLK, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
540 OMAP3_MUX(DSS_HSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
541 OMAP3_MUX(DSS_VSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
542 OMAP3_MUX(DSS_ACBIAS, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
543 OMAP3_MUX(DSS_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
544 OMAP3_MUX(DSS_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
545 OMAP3_MUX(DSS_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
546 OMAP3_MUX(DSS_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
547 OMAP3_MUX(DSS_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
548 OMAP3_MUX(DSS_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
549 OMAP3_MUX(DSS_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
550 OMAP3_MUX(DSS_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
551 OMAP3_MUX(DSS_DATA8, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
552 OMAP3_MUX(DSS_DATA9, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
553 OMAP3_MUX(DSS_DATA10, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
554 OMAP3_MUX(DSS_DATA11, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
555 OMAP3_MUX(DSS_DATA12, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
556 OMAP3_MUX(DSS_DATA13, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
557 OMAP3_MUX(DSS_DATA14, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
558 OMAP3_MUX(DSS_DATA15, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
559 OMAP3_MUX(DSS_DATA16, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
560 OMAP3_MUX(DSS_DATA17, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
561 OMAP3_MUX(DSS_DATA18, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
562 OMAP3_MUX(DSS_DATA19, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
563 OMAP3_MUX(DSS_DATA20, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
564 OMAP3_MUX(DSS_DATA21, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
565 OMAP3_MUX(DSS_DATA22, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
566 OMAP3_MUX(DSS_DATA23, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
567
568 /* expansion port */
569 /* McSPI 1 */
570 OMAP3_MUX(MCSPI1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
571 OMAP3_MUX(MCSPI1_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
572 OMAP3_MUX(MCSPI1_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
573 OMAP3_MUX(MCSPI1_CS0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
574 OMAP3_MUX(MCSPI1_CS3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
575
576 /* HDQ */
577 OMAP3_MUX(HDQ_SIO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
578
579 /* McSPI4 */
580 OMAP3_MUX(MCBSP1_CLKR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
581 OMAP3_MUX(MCBSP1_DX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
582 OMAP3_MUX(MCBSP1_DR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
583 OMAP3_MUX(MCBSP1_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP),
584
585 /* MMC 2 */
586 OMAP3_MUX(SDMMC2_DAT4, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
587 OMAP3_MUX(SDMMC2_DAT5, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
588 OMAP3_MUX(SDMMC2_DAT6, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
589 OMAP3_MUX(SDMMC2_DAT7, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
590
591 /* I2C3 */
592 OMAP3_MUX(I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
593 OMAP3_MUX(I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
594
595 OMAP3_MUX(MCBSP1_CLKX, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
596 OMAP3_MUX(MCBSP_CLKS, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
597 OMAP3_MUX(MCBSP1_FSR, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
598
599 OMAP3_MUX(GPMC_NCS7, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
600 OMAP3_MUX(GPMC_NCS3, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
601
602 /* TPS IRQ */
603 OMAP3_MUX(SYS_NIRQ, OMAP_MUX_MODE0 | OMAP_WAKEUP_EN | \
604 OMAP_PIN_INPUT_PULLUP),
605
606 { .reg_offset = OMAP_MUX_TERMINATOR },
607};
608#endif
609
610static void __init devkit8000_init(void)
611{
612 omap3_mux_init(board_mux, OMAP_PACKAGE_CUS);
613 omap_serial_init();
614 omap_sdrc_init(mt46h32m32lf6_sdrc_params,
615 mt46h32m32lf6_sdrc_params);
616
617 omap_dm9000_init();
618
619 omap_hsmmc_init(mmc);
620 devkit8000_i2c_init();
621 omap_dm9000_resources[2].start = gpio_to_irq(OMAP_DM9000_GPIO_IRQ);
622 platform_add_devices(devkit8000_devices,
623 ARRAY_SIZE(devkit8000_devices));
624
625 omap_display_init(&devkit8000_dss_data);
626
627 omap_ads7846_init(2, OMAP3_DEVKIT_TS_GPIO, 0, NULL);
628
629 usb_musb_init(NULL);
630 usbhs_init(&usbhs_bdata);
631 omap_nand_flash_init(NAND_BUSWIDTH_16, devkit8000_nand_partitions,
632 ARRAY_SIZE(devkit8000_nand_partitions));
633
634 /* Ensure SDRC pins are mux'd for self-refresh */
635 omap_mux_init_signal("sdrc_cke0", OMAP_PIN_OUTPUT);
636 omap_mux_init_signal("sdrc_cke1", OMAP_PIN_OUTPUT);
637}
638
639MACHINE_START(DEVKIT8000, "OMAP3 Devkit8000")
640 .atag_offset = 0x100,
641 .reserve = omap_reserve,
642 .map_io = omap3_map_io,
643 .init_early = omap35xx_init_early,
644 .init_irq = omap3_init_irq,
645 .handle_irq = omap3_intc_handle_irq,
646 .init_machine = devkit8000_init,
647 .init_late = omap35xx_init_late,
648 .timer = &omap3_secure_timer,
649 .restart = omap_prcm_restart,
650MACHINE_END
1/*
2 * board-devkit8000.c - TimLL Devkit8000
3 *
4 * Copyright (C) 2009 Kim Botherway
5 * Copyright (C) 2010 Thomas Weber
6 *
7 * Modified from mach-omap2/board-omap3beagle.c
8 *
9 * Initial code: Syed Mohammed Khasim
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#include <linux/kernel.h>
17#include <linux/init.h>
18#include <linux/platform_device.h>
19#include <linux/delay.h>
20#include <linux/err.h>
21#include <linux/clk.h>
22#include <linux/io.h>
23#include <linux/leds.h>
24#include <linux/gpio.h>
25#include <linux/input.h>
26#include <linux/gpio_keys.h>
27
28#include <linux/mtd/mtd.h>
29#include <linux/mtd/partitions.h>
30#include <linux/mtd/nand.h>
31#include <linux/mmc/host.h>
32#include <linux/usb/phy.h>
33
34#include <linux/regulator/machine.h>
35#include <linux/i2c/twl.h>
36#include "id.h"
37#include <asm/mach-types.h>
38#include <asm/mach/arch.h>
39#include <asm/mach/map.h>
40#include <asm/mach/flash.h>
41
42#include "common.h"
43#include "gpmc.h"
44#include <linux/platform_data/mtd-nand-omap2.h>
45#include <video/omapdss.h>
46#include <video/omap-panel-data.h>
47
48#include <linux/platform_data/spi-omap2-mcspi.h>
49#include <linux/input/matrix_keypad.h>
50#include <linux/spi/spi.h>
51#include <linux/dm9000.h>
52#include <linux/interrupt.h>
53
54#include "sdram-micron-mt46h32m32lf-6.h"
55#include "mux.h"
56#include "hsmmc.h"
57#include "board-flash.h"
58#include "common-board-devices.h"
59
60#define NAND_CS 0
61
62#define OMAP_DM9000_GPIO_IRQ 25
63#define OMAP3_DEVKIT_TS_GPIO 27
64
65static struct mtd_partition devkit8000_nand_partitions[] = {
66 /* All the partition sizes are listed in terms of NAND block size */
67 {
68 .name = "X-Loader",
69 .offset = 0,
70 .size = 4 * NAND_BLOCK_SIZE,
71 .mask_flags = MTD_WRITEABLE, /* force read-only */
72 },
73 {
74 .name = "U-Boot",
75 .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
76 .size = 15 * NAND_BLOCK_SIZE,
77 .mask_flags = MTD_WRITEABLE, /* force read-only */
78 },
79 {
80 .name = "U-Boot Env",
81 .offset = MTDPART_OFS_APPEND, /* Offset = 0x260000 */
82 .size = 1 * NAND_BLOCK_SIZE,
83 },
84 {
85 .name = "Kernel",
86 .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */
87 .size = 32 * NAND_BLOCK_SIZE,
88 },
89 {
90 .name = "File System",
91 .offset = MTDPART_OFS_APPEND, /* Offset = 0x680000 */
92 .size = MTDPART_SIZ_FULL,
93 },
94};
95
96static struct omap2_hsmmc_info mmc[] = {
97 {
98 .mmc = 1,
99 .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA,
100 .gpio_wp = 29,
101 .deferred = true,
102 },
103 {} /* Terminator */
104};
105
106static struct regulator_consumer_supply devkit8000_vmmc1_supply[] = {
107 REGULATOR_SUPPLY("vmmc", "omap_hsmmc.0"),
108};
109
110/* ads7846 on SPI */
111static struct regulator_consumer_supply devkit8000_vio_supply[] = {
112 REGULATOR_SUPPLY("vcc", "spi2.0"),
113};
114
115static const struct display_timing devkit8000_lcd_videomode = {
116 .pixelclock = { 0, 40000000, 0 },
117
118 .hactive = { 0, 800, 0 },
119 .hfront_porch = { 0, 1, 0 },
120 .hback_porch = { 0, 1, 0 },
121 .hsync_len = { 0, 48, 0 },
122
123 .vactive = { 0, 480, 0 },
124 .vfront_porch = { 0, 12, 0 },
125 .vback_porch = { 0, 25, 0 },
126 .vsync_len = { 0, 3, 0 },
127
128 .flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |
129 DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE,
130};
131
132static struct panel_dpi_platform_data devkit8000_lcd_pdata = {
133 .name = "lcd",
134 .source = "dpi.0",
135
136 .data_lines = 24,
137
138 .display_timing = &devkit8000_lcd_videomode,
139
140 .enable_gpio = -1, /* filled in code */
141 .backlight_gpio = -1,
142};
143
144static struct platform_device devkit8000_lcd_device = {
145 .name = "panel-dpi",
146 .id = 0,
147 .dev.platform_data = &devkit8000_lcd_pdata,
148};
149
150static struct connector_dvi_platform_data devkit8000_dvi_connector_pdata = {
151 .name = "dvi",
152 .source = "tfp410.0",
153 .i2c_bus_num = 1,
154};
155
156static struct platform_device devkit8000_dvi_connector_device = {
157 .name = "connector-dvi",
158 .id = 0,
159 .dev.platform_data = &devkit8000_dvi_connector_pdata,
160};
161
162static struct encoder_tfp410_platform_data devkit8000_tfp410_pdata = {
163 .name = "tfp410.0",
164 .source = "dpi.0",
165 .data_lines = 24,
166 .power_down_gpio = -1, /* filled in code */
167};
168
169static struct platform_device devkit8000_tfp410_device = {
170 .name = "tfp410",
171 .id = 0,
172 .dev.platform_data = &devkit8000_tfp410_pdata,
173};
174
175static struct connector_atv_platform_data devkit8000_tv_pdata = {
176 .name = "tv",
177 .source = "venc.0",
178 .connector_type = OMAP_DSS_VENC_TYPE_SVIDEO,
179 .invert_polarity = false,
180};
181
182static struct platform_device devkit8000_tv_connector_device = {
183 .name = "connector-analog-tv",
184 .id = 0,
185 .dev.platform_data = &devkit8000_tv_pdata,
186};
187
188static struct omap_dss_board_info devkit8000_dss_data = {
189 .default_display_name = "lcd",
190};
191
192static uint32_t board_keymap[] = {
193 KEY(0, 0, KEY_1),
194 KEY(1, 0, KEY_2),
195 KEY(2, 0, KEY_3),
196 KEY(0, 1, KEY_4),
197 KEY(1, 1, KEY_5),
198 KEY(2, 1, KEY_6),
199 KEY(3, 1, KEY_F5),
200 KEY(0, 2, KEY_7),
201 KEY(1, 2, KEY_8),
202 KEY(2, 2, KEY_9),
203 KEY(3, 2, KEY_F6),
204 KEY(0, 3, KEY_F7),
205 KEY(1, 3, KEY_0),
206 KEY(2, 3, KEY_F8),
207 PERSISTENT_KEY(4, 5),
208 KEY(4, 4, KEY_VOLUMEUP),
209 KEY(5, 5, KEY_VOLUMEDOWN),
210 0
211};
212
213static struct matrix_keymap_data board_map_data = {
214 .keymap = board_keymap,
215 .keymap_size = ARRAY_SIZE(board_keymap),
216};
217
218static struct twl4030_keypad_data devkit8000_kp_data = {
219 .keymap_data = &board_map_data,
220 .rows = 6,
221 .cols = 6,
222 .rep = 1,
223};
224
225static struct gpio_led gpio_leds[];
226
227static int devkit8000_twl_gpio_setup(struct device *dev,
228 unsigned gpio, unsigned ngpio)
229{
230 /* gpio + 0 is "mmc0_cd" (input/IRQ) */
231 mmc[0].gpio_cd = gpio + 0;
232 omap_hsmmc_late_init(mmc);
233
234 /* TWL4030_GPIO_MAX + 1 == ledB, PMU_STAT (out, active low LED) */
235 gpio_leds[2].gpio = gpio + TWL4030_GPIO_MAX + 1;
236
237 /* TWL4030_GPIO_MAX + 0 is "LCD_PWREN" (out, active high) */
238 devkit8000_lcd_pdata.enable_gpio = gpio + TWL4030_GPIO_MAX + 0;
239
240 /* gpio + 7 is "DVI_PD" (out, active low) */
241 devkit8000_tfp410_pdata.power_down_gpio = gpio + 7;
242
243 return 0;
244}
245
246static struct twl4030_gpio_platform_data devkit8000_gpio_data = {
247 .use_leds = true,
248 .pulldowns = BIT(1) | BIT(2) | BIT(6) | BIT(8) | BIT(13)
249 | BIT(15) | BIT(16) | BIT(17),
250 .setup = devkit8000_twl_gpio_setup,
251};
252
253static struct regulator_consumer_supply devkit8000_vpll1_supplies[] = {
254 REGULATOR_SUPPLY("vdds_dsi", "omapdss"),
255 REGULATOR_SUPPLY("vdds_dsi", "omapdss_dpi.0"),
256 REGULATOR_SUPPLY("vdds_dsi", "omapdss_dsi.0"),
257};
258
259/* VMMC1 for MMC1 pins CMD, CLK, DAT0..DAT3 (20 mA, plus card == max 220 mA) */
260static struct regulator_init_data devkit8000_vmmc1 = {
261 .constraints = {
262 .min_uV = 1850000,
263 .max_uV = 3150000,
264 .valid_modes_mask = REGULATOR_MODE_NORMAL
265 | REGULATOR_MODE_STANDBY,
266 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
267 | REGULATOR_CHANGE_MODE
268 | REGULATOR_CHANGE_STATUS,
269 },
270 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vmmc1_supply),
271 .consumer_supplies = devkit8000_vmmc1_supply,
272};
273
274/* VPLL1 for digital video outputs */
275static struct regulator_init_data devkit8000_vpll1 = {
276 .constraints = {
277 .min_uV = 1800000,
278 .max_uV = 1800000,
279 .valid_modes_mask = REGULATOR_MODE_NORMAL
280 | REGULATOR_MODE_STANDBY,
281 .valid_ops_mask = REGULATOR_CHANGE_MODE
282 | REGULATOR_CHANGE_STATUS,
283 },
284 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vpll1_supplies),
285 .consumer_supplies = devkit8000_vpll1_supplies,
286};
287
288/* VAUX4 for ads7846 and nubs */
289static struct regulator_init_data devkit8000_vio = {
290 .constraints = {
291 .min_uV = 1800000,
292 .max_uV = 1800000,
293 .apply_uV = true,
294 .valid_modes_mask = REGULATOR_MODE_NORMAL
295 | REGULATOR_MODE_STANDBY,
296 .valid_ops_mask = REGULATOR_CHANGE_MODE
297 | REGULATOR_CHANGE_STATUS,
298 },
299 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vio_supply),
300 .consumer_supplies = devkit8000_vio_supply,
301};
302
303static struct twl4030_platform_data devkit8000_twldata = {
304 /* platform_data for children goes here */
305 .gpio = &devkit8000_gpio_data,
306 .vmmc1 = &devkit8000_vmmc1,
307 .vpll1 = &devkit8000_vpll1,
308 .vio = &devkit8000_vio,
309 .keypad = &devkit8000_kp_data,
310};
311
312static int __init devkit8000_i2c_init(void)
313{
314 omap3_pmic_get_config(&devkit8000_twldata,
315 TWL_COMMON_PDATA_USB | TWL_COMMON_PDATA_AUDIO,
316 TWL_COMMON_REGULATOR_VDAC);
317 omap3_pmic_init("tps65930", &devkit8000_twldata);
318 /* Bus 3 is attached to the DVI port where devices like the pico DLP
319 * projector don't work reliably with 400kHz */
320 omap_register_i2c_bus(3, 400, NULL, 0);
321 return 0;
322}
323
324static struct gpio_led gpio_leds[] = {
325 {
326 .name = "led1",
327 .default_trigger = "heartbeat",
328 .gpio = 186,
329 .active_low = true,
330 },
331 {
332 .name = "led2",
333 .default_trigger = "mmc0",
334 .gpio = 163,
335 .active_low = true,
336 },
337 {
338 .name = "ledB",
339 .default_trigger = "none",
340 .gpio = 153,
341 .active_low = true,
342 },
343 {
344 .name = "led3",
345 .default_trigger = "none",
346 .gpio = 164,
347 .active_low = true,
348 },
349};
350
351static struct gpio_led_platform_data gpio_led_info = {
352 .leds = gpio_leds,
353 .num_leds = ARRAY_SIZE(gpio_leds),
354};
355
356static struct platform_device leds_gpio = {
357 .name = "leds-gpio",
358 .id = -1,
359 .dev = {
360 .platform_data = &gpio_led_info,
361 },
362};
363
364static struct gpio_keys_button gpio_buttons[] = {
365 {
366 .code = BTN_EXTRA,
367 .gpio = 26,
368 .desc = "user",
369 .wakeup = 1,
370 },
371};
372
373static struct gpio_keys_platform_data gpio_key_info = {
374 .buttons = gpio_buttons,
375 .nbuttons = ARRAY_SIZE(gpio_buttons),
376};
377
378static struct platform_device keys_gpio = {
379 .name = "gpio-keys",
380 .id = -1,
381 .dev = {
382 .platform_data = &gpio_key_info,
383 },
384};
385
386#define OMAP_DM9000_BASE 0x2c000000
387
388static struct resource omap_dm9000_resources[] = {
389 [0] = {
390 .start = OMAP_DM9000_BASE,
391 .end = (OMAP_DM9000_BASE + 0x4 - 1),
392 .flags = IORESOURCE_MEM,
393 },
394 [1] = {
395 .start = (OMAP_DM9000_BASE + 0x400),
396 .end = (OMAP_DM9000_BASE + 0x400 + 0x4 - 1),
397 .flags = IORESOURCE_MEM,
398 },
399 [2] = {
400 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
401 },
402};
403
404static struct dm9000_plat_data omap_dm9000_platdata = {
405 .flags = DM9000_PLATF_16BITONLY,
406};
407
408static struct platform_device omap_dm9000_dev = {
409 .name = "dm9000",
410 .id = -1,
411 .num_resources = ARRAY_SIZE(omap_dm9000_resources),
412 .resource = omap_dm9000_resources,
413 .dev = {
414 .platform_data = &omap_dm9000_platdata,
415 },
416};
417
418static void __init omap_dm9000_init(void)
419{
420 unsigned char *eth_addr = omap_dm9000_platdata.dev_addr;
421 struct omap_die_id odi;
422 int ret;
423
424 ret = gpio_request_one(OMAP_DM9000_GPIO_IRQ, GPIOF_IN, "dm9000 irq");
425 if (ret < 0) {
426 printk(KERN_ERR "Failed to request GPIO%d for dm9000 IRQ\n",
427 OMAP_DM9000_GPIO_IRQ);
428 return;
429 }
430
431 /* init the mac address using DIE id */
432 omap_get_die_id(&odi);
433
434 eth_addr[0] = 0x02; /* locally administered */
435 eth_addr[1] = odi.id_1 & 0xff;
436 eth_addr[2] = (odi.id_0 & 0xff000000) >> 24;
437 eth_addr[3] = (odi.id_0 & 0x00ff0000) >> 16;
438 eth_addr[4] = (odi.id_0 & 0x0000ff00) >> 8;
439 eth_addr[5] = (odi.id_0 & 0x000000ff);
440}
441
442static struct platform_device *devkit8000_devices[] __initdata = {
443 &leds_gpio,
444 &keys_gpio,
445 &omap_dm9000_dev,
446 &devkit8000_lcd_device,
447 &devkit8000_tfp410_device,
448 &devkit8000_dvi_connector_device,
449 &devkit8000_tv_connector_device,
450};
451
452static struct usbhs_omap_platform_data usbhs_bdata __initdata = {
453 .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
454};
455
456#ifdef CONFIG_OMAP_MUX
457static struct omap_board_mux board_mux[] __initdata = {
458 /* nCS and IRQ for Devkit8000 ethernet */
459 OMAP3_MUX(GPMC_NCS6, OMAP_MUX_MODE0),
460 OMAP3_MUX(ETK_D11, OMAP_MUX_MODE4 | OMAP_PIN_INPUT_PULLUP),
461
462 /* McSPI 2*/
463 OMAP3_MUX(MCSPI2_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
464 OMAP3_MUX(MCSPI2_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
465 OMAP3_MUX(MCSPI2_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
466 OMAP3_MUX(MCSPI2_CS0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
467 OMAP3_MUX(MCSPI2_CS1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
468
469 /* PENDOWN GPIO */
470 OMAP3_MUX(ETK_D13, OMAP_MUX_MODE4 | OMAP_PIN_INPUT),
471
472 /* mUSB */
473 OMAP3_MUX(HSUSB0_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
474 OMAP3_MUX(HSUSB0_STP, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
475 OMAP3_MUX(HSUSB0_DIR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
476 OMAP3_MUX(HSUSB0_NXT, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
477 OMAP3_MUX(HSUSB0_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
478 OMAP3_MUX(HSUSB0_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
479 OMAP3_MUX(HSUSB0_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
480 OMAP3_MUX(HSUSB0_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
481 OMAP3_MUX(HSUSB0_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
482 OMAP3_MUX(HSUSB0_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
483 OMAP3_MUX(HSUSB0_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
484 OMAP3_MUX(HSUSB0_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
485
486 /* USB 1 */
487 OMAP3_MUX(ETK_CTL, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
488 OMAP3_MUX(ETK_CLK, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT),
489 OMAP3_MUX(ETK_D8, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
490 OMAP3_MUX(ETK_D9, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
491 OMAP3_MUX(ETK_D0, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
492 OMAP3_MUX(ETK_D1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
493 OMAP3_MUX(ETK_D2, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
494 OMAP3_MUX(ETK_D3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
495 OMAP3_MUX(ETK_D4, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
496 OMAP3_MUX(ETK_D5, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
497 OMAP3_MUX(ETK_D6, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
498 OMAP3_MUX(ETK_D7, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
499
500 /* MMC 1 */
501 OMAP3_MUX(SDMMC1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
502 OMAP3_MUX(SDMMC1_CMD, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
503 OMAP3_MUX(SDMMC1_DAT0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
504 OMAP3_MUX(SDMMC1_DAT1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
505 OMAP3_MUX(SDMMC1_DAT2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
506 OMAP3_MUX(SDMMC1_DAT3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
507 OMAP3_MUX(SDMMC1_DAT4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
508 OMAP3_MUX(SDMMC1_DAT5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
509 OMAP3_MUX(SDMMC1_DAT6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
510 OMAP3_MUX(SDMMC1_DAT7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
511
512 /* McBSP 2 */
513 OMAP3_MUX(MCBSP2_FSX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
514 OMAP3_MUX(MCBSP2_CLKX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
515 OMAP3_MUX(MCBSP2_DR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
516 OMAP3_MUX(MCBSP2_DX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
517
518 /* I2C 1 */
519 OMAP3_MUX(I2C1_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
520 OMAP3_MUX(I2C1_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
521
522 /* I2C 2 */
523 OMAP3_MUX(I2C2_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
524 OMAP3_MUX(I2C2_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
525
526 /* I2C 3 */
527 OMAP3_MUX(I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
528 OMAP3_MUX(I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
529
530 /* I2C 4 */
531 OMAP3_MUX(I2C4_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
532 OMAP3_MUX(I2C4_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
533
534 /* serial ports */
535 OMAP3_MUX(MCBSP3_CLKX, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
536 OMAP3_MUX(MCBSP3_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
537 OMAP3_MUX(UART1_TX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
538 OMAP3_MUX(UART1_RX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
539
540 /* DSS */
541 OMAP3_MUX(DSS_PCLK, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
542 OMAP3_MUX(DSS_HSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
543 OMAP3_MUX(DSS_VSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
544 OMAP3_MUX(DSS_ACBIAS, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
545 OMAP3_MUX(DSS_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
546 OMAP3_MUX(DSS_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
547 OMAP3_MUX(DSS_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
548 OMAP3_MUX(DSS_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
549 OMAP3_MUX(DSS_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
550 OMAP3_MUX(DSS_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
551 OMAP3_MUX(DSS_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
552 OMAP3_MUX(DSS_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
553 OMAP3_MUX(DSS_DATA8, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
554 OMAP3_MUX(DSS_DATA9, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
555 OMAP3_MUX(DSS_DATA10, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
556 OMAP3_MUX(DSS_DATA11, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
557 OMAP3_MUX(DSS_DATA12, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
558 OMAP3_MUX(DSS_DATA13, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
559 OMAP3_MUX(DSS_DATA14, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
560 OMAP3_MUX(DSS_DATA15, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
561 OMAP3_MUX(DSS_DATA16, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
562 OMAP3_MUX(DSS_DATA17, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
563 OMAP3_MUX(DSS_DATA18, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
564 OMAP3_MUX(DSS_DATA19, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
565 OMAP3_MUX(DSS_DATA20, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
566 OMAP3_MUX(DSS_DATA21, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
567 OMAP3_MUX(DSS_DATA22, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
568 OMAP3_MUX(DSS_DATA23, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
569
570 /* expansion port */
571 /* McSPI 1 */
572 OMAP3_MUX(MCSPI1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
573 OMAP3_MUX(MCSPI1_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
574 OMAP3_MUX(MCSPI1_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
575 OMAP3_MUX(MCSPI1_CS0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
576 OMAP3_MUX(MCSPI1_CS3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
577
578 /* HDQ */
579 OMAP3_MUX(HDQ_SIO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
580
581 /* McSPI4 */
582 OMAP3_MUX(MCBSP1_CLKR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
583 OMAP3_MUX(MCBSP1_DX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
584 OMAP3_MUX(MCBSP1_DR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
585 OMAP3_MUX(MCBSP1_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP),
586
587 /* MMC 2 */
588 OMAP3_MUX(SDMMC2_DAT4, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
589 OMAP3_MUX(SDMMC2_DAT5, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
590 OMAP3_MUX(SDMMC2_DAT6, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
591 OMAP3_MUX(SDMMC2_DAT7, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
592
593 /* I2C3 */
594 OMAP3_MUX(I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
595 OMAP3_MUX(I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
596
597 OMAP3_MUX(MCBSP1_CLKX, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
598 OMAP3_MUX(MCBSP_CLKS, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
599 OMAP3_MUX(MCBSP1_FSR, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
600
601 OMAP3_MUX(GPMC_NCS7, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
602 OMAP3_MUX(GPMC_NCS3, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
603
604 /* TPS IRQ */
605 OMAP3_MUX(SYS_NIRQ, OMAP_MUX_MODE0 | OMAP_WAKEUP_EN | \
606 OMAP_PIN_INPUT_PULLUP),
607
608 { .reg_offset = OMAP_MUX_TERMINATOR },
609};
610#endif
611
612static void __init devkit8000_init(void)
613{
614 omap3_mux_init(board_mux, OMAP_PACKAGE_CUS);
615 omap_serial_init();
616 omap_sdrc_init(mt46h32m32lf6_sdrc_params,
617 mt46h32m32lf6_sdrc_params);
618
619 omap_dm9000_init();
620
621 omap_hsmmc_init(mmc);
622 devkit8000_i2c_init();
623 omap_dm9000_resources[2].start = gpio_to_irq(OMAP_DM9000_GPIO_IRQ);
624 platform_add_devices(devkit8000_devices,
625 ARRAY_SIZE(devkit8000_devices));
626
627 omap_display_init(&devkit8000_dss_data);
628
629 omap_ads7846_init(2, OMAP3_DEVKIT_TS_GPIO, 0, NULL);
630
631 usb_bind_phy("musb-hdrc.0.auto", 0, "twl4030_usb");
632 usb_musb_init(NULL);
633 usbhs_init(&usbhs_bdata);
634 board_nand_init(devkit8000_nand_partitions,
635 ARRAY_SIZE(devkit8000_nand_partitions), NAND_CS,
636 NAND_BUSWIDTH_16, NULL);
637 omap_twl4030_audio_init("omap3beagle", NULL);
638
639 /* Ensure SDRC pins are mux'd for self-refresh */
640 omap_mux_init_signal("sdrc_cke0", OMAP_PIN_OUTPUT);
641 omap_mux_init_signal("sdrc_cke1", OMAP_PIN_OUTPUT);
642}
643
644MACHINE_START(DEVKIT8000, "OMAP3 Devkit8000")
645 .atag_offset = 0x100,
646 .reserve = omap_reserve,
647 .map_io = omap3_map_io,
648 .init_early = omap35xx_init_early,
649 .init_irq = omap3_init_irq,
650 .handle_irq = omap3_intc_handle_irq,
651 .init_machine = devkit8000_init,
652 .init_late = omap35xx_init_late,
653 .init_time = omap3_secure_sync32k_timer_init,
654 .restart = omap3xxx_restart,
655MACHINE_END