Loading...
1
2/*
3 * Local APIC virtualization
4 *
5 * Copyright (C) 2006 Qumranet, Inc.
6 * Copyright (C) 2007 Novell
7 * Copyright (C) 2007 Intel
8 * Copyright 2009 Red Hat, Inc. and/or its affiliates.
9 *
10 * Authors:
11 * Dor Laor <dor.laor@qumranet.com>
12 * Gregory Haskins <ghaskins@novell.com>
13 * Yaozu (Eddie) Dong <eddie.dong@intel.com>
14 *
15 * Based on Xen 3.1 code, Copyright (c) 2004, Intel Corporation.
16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 */
20
21#include <linux/kvm_host.h>
22#include <linux/kvm.h>
23#include <linux/mm.h>
24#include <linux/highmem.h>
25#include <linux/smp.h>
26#include <linux/hrtimer.h>
27#include <linux/io.h>
28#include <linux/module.h>
29#include <linux/math64.h>
30#include <linux/slab.h>
31#include <asm/processor.h>
32#include <asm/msr.h>
33#include <asm/page.h>
34#include <asm/current.h>
35#include <asm/apicdef.h>
36#include <linux/atomic.h>
37#include <linux/jump_label.h>
38#include "kvm_cache_regs.h"
39#include "irq.h"
40#include "trace.h"
41#include "x86.h"
42#include "cpuid.h"
43
44#ifndef CONFIG_X86_64
45#define mod_64(x, y) ((x) - (y) * div64_u64(x, y))
46#else
47#define mod_64(x, y) ((x) % (y))
48#endif
49
50#define PRId64 "d"
51#define PRIx64 "llx"
52#define PRIu64 "u"
53#define PRIo64 "o"
54
55#define APIC_BUS_CYCLE_NS 1
56
57/* #define apic_debug(fmt,arg...) printk(KERN_WARNING fmt,##arg) */
58#define apic_debug(fmt, arg...)
59
60#define APIC_LVT_NUM 6
61/* 14 is the version for Xeon and Pentium 8.4.8*/
62#define APIC_VERSION (0x14UL | ((APIC_LVT_NUM - 1) << 16))
63#define LAPIC_MMIO_LENGTH (1 << 12)
64/* followed define is not in apicdef.h */
65#define APIC_SHORT_MASK 0xc0000
66#define APIC_DEST_NOSHORT 0x0
67#define APIC_DEST_MASK 0x800
68#define MAX_APIC_VECTOR 256
69#define APIC_VECTORS_PER_REG 32
70
71#define VEC_POS(v) ((v) & (32 - 1))
72#define REG_POS(v) (((v) >> 5) << 4)
73
74static inline void apic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val)
75{
76 *((u32 *) (apic->regs + reg_off)) = val;
77}
78
79static inline int apic_test_vector(int vec, void *bitmap)
80{
81 return test_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
82}
83
84bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector)
85{
86 struct kvm_lapic *apic = vcpu->arch.apic;
87
88 return apic_test_vector(vector, apic->regs + APIC_ISR) ||
89 apic_test_vector(vector, apic->regs + APIC_IRR);
90}
91
92static inline void apic_set_vector(int vec, void *bitmap)
93{
94 set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
95}
96
97static inline void apic_clear_vector(int vec, void *bitmap)
98{
99 clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
100}
101
102static inline int __apic_test_and_set_vector(int vec, void *bitmap)
103{
104 return __test_and_set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
105}
106
107static inline int __apic_test_and_clear_vector(int vec, void *bitmap)
108{
109 return __test_and_clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
110}
111
112struct static_key_deferred apic_hw_disabled __read_mostly;
113struct static_key_deferred apic_sw_disabled __read_mostly;
114
115static inline void apic_set_spiv(struct kvm_lapic *apic, u32 val)
116{
117 if ((kvm_apic_get_reg(apic, APIC_SPIV) ^ val) & APIC_SPIV_APIC_ENABLED) {
118 if (val & APIC_SPIV_APIC_ENABLED)
119 static_key_slow_dec_deferred(&apic_sw_disabled);
120 else
121 static_key_slow_inc(&apic_sw_disabled.key);
122 }
123 apic_set_reg(apic, APIC_SPIV, val);
124}
125
126static inline int apic_enabled(struct kvm_lapic *apic)
127{
128 return kvm_apic_sw_enabled(apic) && kvm_apic_hw_enabled(apic);
129}
130
131#define LVT_MASK \
132 (APIC_LVT_MASKED | APIC_SEND_PENDING | APIC_VECTOR_MASK)
133
134#define LINT_MASK \
135 (LVT_MASK | APIC_MODE_MASK | APIC_INPUT_POLARITY | \
136 APIC_LVT_REMOTE_IRR | APIC_LVT_LEVEL_TRIGGER)
137
138static inline int kvm_apic_id(struct kvm_lapic *apic)
139{
140 return (kvm_apic_get_reg(apic, APIC_ID) >> 24) & 0xff;
141}
142
143#define KVM_X2APIC_CID_BITS 0
144
145static void recalculate_apic_map(struct kvm *kvm)
146{
147 struct kvm_apic_map *new, *old = NULL;
148 struct kvm_vcpu *vcpu;
149 int i;
150
151 new = kzalloc(sizeof(struct kvm_apic_map), GFP_KERNEL);
152
153 mutex_lock(&kvm->arch.apic_map_lock);
154
155 if (!new)
156 goto out;
157
158 new->ldr_bits = 8;
159 /* flat mode is default */
160 new->cid_shift = 8;
161 new->cid_mask = 0;
162 new->lid_mask = 0xff;
163
164 kvm_for_each_vcpu(i, vcpu, kvm) {
165 struct kvm_lapic *apic = vcpu->arch.apic;
166 u16 cid, lid;
167 u32 ldr;
168
169 if (!kvm_apic_present(vcpu))
170 continue;
171
172 /*
173 * All APICs have to be configured in the same mode by an OS.
174 * We take advatage of this while building logical id loockup
175 * table. After reset APICs are in xapic/flat mode, so if we
176 * find apic with different setting we assume this is the mode
177 * OS wants all apics to be in; build lookup table accordingly.
178 */
179 if (apic_x2apic_mode(apic)) {
180 new->ldr_bits = 32;
181 new->cid_shift = 16;
182 new->cid_mask = (1 << KVM_X2APIC_CID_BITS) - 1;
183 new->lid_mask = 0xffff;
184 } else if (kvm_apic_sw_enabled(apic) &&
185 !new->cid_mask /* flat mode */ &&
186 kvm_apic_get_reg(apic, APIC_DFR) == APIC_DFR_CLUSTER) {
187 new->cid_shift = 4;
188 new->cid_mask = 0xf;
189 new->lid_mask = 0xf;
190 }
191
192 new->phys_map[kvm_apic_id(apic)] = apic;
193
194 ldr = kvm_apic_get_reg(apic, APIC_LDR);
195 cid = apic_cluster_id(new, ldr);
196 lid = apic_logical_id(new, ldr);
197
198 if (lid)
199 new->logical_map[cid][ffs(lid) - 1] = apic;
200 }
201out:
202 old = rcu_dereference_protected(kvm->arch.apic_map,
203 lockdep_is_held(&kvm->arch.apic_map_lock));
204 rcu_assign_pointer(kvm->arch.apic_map, new);
205 mutex_unlock(&kvm->arch.apic_map_lock);
206
207 if (old)
208 kfree_rcu(old, rcu);
209
210 kvm_vcpu_request_scan_ioapic(kvm);
211}
212
213static inline void kvm_apic_set_id(struct kvm_lapic *apic, u8 id)
214{
215 apic_set_reg(apic, APIC_ID, id << 24);
216 recalculate_apic_map(apic->vcpu->kvm);
217}
218
219static inline void kvm_apic_set_ldr(struct kvm_lapic *apic, u32 id)
220{
221 apic_set_reg(apic, APIC_LDR, id);
222 recalculate_apic_map(apic->vcpu->kvm);
223}
224
225static inline int apic_lvt_enabled(struct kvm_lapic *apic, int lvt_type)
226{
227 return !(kvm_apic_get_reg(apic, lvt_type) & APIC_LVT_MASKED);
228}
229
230static inline int apic_lvt_vector(struct kvm_lapic *apic, int lvt_type)
231{
232 return kvm_apic_get_reg(apic, lvt_type) & APIC_VECTOR_MASK;
233}
234
235static inline int apic_lvtt_oneshot(struct kvm_lapic *apic)
236{
237 return ((kvm_apic_get_reg(apic, APIC_LVTT) &
238 apic->lapic_timer.timer_mode_mask) == APIC_LVT_TIMER_ONESHOT);
239}
240
241static inline int apic_lvtt_period(struct kvm_lapic *apic)
242{
243 return ((kvm_apic_get_reg(apic, APIC_LVTT) &
244 apic->lapic_timer.timer_mode_mask) == APIC_LVT_TIMER_PERIODIC);
245}
246
247static inline int apic_lvtt_tscdeadline(struct kvm_lapic *apic)
248{
249 return ((kvm_apic_get_reg(apic, APIC_LVTT) &
250 apic->lapic_timer.timer_mode_mask) ==
251 APIC_LVT_TIMER_TSCDEADLINE);
252}
253
254static inline int apic_lvt_nmi_mode(u32 lvt_val)
255{
256 return (lvt_val & (APIC_MODE_MASK | APIC_LVT_MASKED)) == APIC_DM_NMI;
257}
258
259void kvm_apic_set_version(struct kvm_vcpu *vcpu)
260{
261 struct kvm_lapic *apic = vcpu->arch.apic;
262 struct kvm_cpuid_entry2 *feat;
263 u32 v = APIC_VERSION;
264
265 if (!kvm_vcpu_has_lapic(vcpu))
266 return;
267
268 feat = kvm_find_cpuid_entry(apic->vcpu, 0x1, 0);
269 if (feat && (feat->ecx & (1 << (X86_FEATURE_X2APIC & 31))))
270 v |= APIC_LVR_DIRECTED_EOI;
271 apic_set_reg(apic, APIC_LVR, v);
272}
273
274static const unsigned int apic_lvt_mask[APIC_LVT_NUM] = {
275 LVT_MASK , /* part LVTT mask, timer mode mask added at runtime */
276 LVT_MASK | APIC_MODE_MASK, /* LVTTHMR */
277 LVT_MASK | APIC_MODE_MASK, /* LVTPC */
278 LINT_MASK, LINT_MASK, /* LVT0-1 */
279 LVT_MASK /* LVTERR */
280};
281
282static int find_highest_vector(void *bitmap)
283{
284 int vec;
285 u32 *reg;
286
287 for (vec = MAX_APIC_VECTOR - APIC_VECTORS_PER_REG;
288 vec >= 0; vec -= APIC_VECTORS_PER_REG) {
289 reg = bitmap + REG_POS(vec);
290 if (*reg)
291 return fls(*reg) - 1 + vec;
292 }
293
294 return -1;
295}
296
297static u8 count_vectors(void *bitmap)
298{
299 int vec;
300 u32 *reg;
301 u8 count = 0;
302
303 for (vec = 0; vec < MAX_APIC_VECTOR; vec += APIC_VECTORS_PER_REG) {
304 reg = bitmap + REG_POS(vec);
305 count += hweight32(*reg);
306 }
307
308 return count;
309}
310
311void kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir)
312{
313 u32 i, pir_val;
314 struct kvm_lapic *apic = vcpu->arch.apic;
315
316 for (i = 0; i <= 7; i++) {
317 pir_val = xchg(&pir[i], 0);
318 if (pir_val)
319 *((u32 *)(apic->regs + APIC_IRR + i * 0x10)) |= pir_val;
320 }
321}
322EXPORT_SYMBOL_GPL(kvm_apic_update_irr);
323
324static inline void apic_set_irr(int vec, struct kvm_lapic *apic)
325{
326 apic->irr_pending = true;
327 apic_set_vector(vec, apic->regs + APIC_IRR);
328}
329
330static inline int apic_search_irr(struct kvm_lapic *apic)
331{
332 return find_highest_vector(apic->regs + APIC_IRR);
333}
334
335static inline int apic_find_highest_irr(struct kvm_lapic *apic)
336{
337 int result;
338
339 /*
340 * Note that irr_pending is just a hint. It will be always
341 * true with virtual interrupt delivery enabled.
342 */
343 if (!apic->irr_pending)
344 return -1;
345
346 kvm_x86_ops->sync_pir_to_irr(apic->vcpu);
347 result = apic_search_irr(apic);
348 ASSERT(result == -1 || result >= 16);
349
350 return result;
351}
352
353static inline void apic_clear_irr(int vec, struct kvm_lapic *apic)
354{
355 apic->irr_pending = false;
356 apic_clear_vector(vec, apic->regs + APIC_IRR);
357 if (apic_search_irr(apic) != -1)
358 apic->irr_pending = true;
359}
360
361static inline void apic_set_isr(int vec, struct kvm_lapic *apic)
362{
363 if (!__apic_test_and_set_vector(vec, apic->regs + APIC_ISR))
364 ++apic->isr_count;
365 BUG_ON(apic->isr_count > MAX_APIC_VECTOR);
366 /*
367 * ISR (in service register) bit is set when injecting an interrupt.
368 * The highest vector is injected. Thus the latest bit set matches
369 * the highest bit in ISR.
370 */
371 apic->highest_isr_cache = vec;
372}
373
374static inline void apic_clear_isr(int vec, struct kvm_lapic *apic)
375{
376 if (__apic_test_and_clear_vector(vec, apic->regs + APIC_ISR))
377 --apic->isr_count;
378 BUG_ON(apic->isr_count < 0);
379 apic->highest_isr_cache = -1;
380}
381
382int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu)
383{
384 int highest_irr;
385
386 /* This may race with setting of irr in __apic_accept_irq() and
387 * value returned may be wrong, but kvm_vcpu_kick() in __apic_accept_irq
388 * will cause vmexit immediately and the value will be recalculated
389 * on the next vmentry.
390 */
391 if (!kvm_vcpu_has_lapic(vcpu))
392 return 0;
393 highest_irr = apic_find_highest_irr(vcpu->arch.apic);
394
395 return highest_irr;
396}
397
398static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
399 int vector, int level, int trig_mode,
400 unsigned long *dest_map);
401
402int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
403 unsigned long *dest_map)
404{
405 struct kvm_lapic *apic = vcpu->arch.apic;
406
407 return __apic_accept_irq(apic, irq->delivery_mode, irq->vector,
408 irq->level, irq->trig_mode, dest_map);
409}
410
411static int pv_eoi_put_user(struct kvm_vcpu *vcpu, u8 val)
412{
413
414 return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, &val,
415 sizeof(val));
416}
417
418static int pv_eoi_get_user(struct kvm_vcpu *vcpu, u8 *val)
419{
420
421 return kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, val,
422 sizeof(*val));
423}
424
425static inline bool pv_eoi_enabled(struct kvm_vcpu *vcpu)
426{
427 return vcpu->arch.pv_eoi.msr_val & KVM_MSR_ENABLED;
428}
429
430static bool pv_eoi_get_pending(struct kvm_vcpu *vcpu)
431{
432 u8 val;
433 if (pv_eoi_get_user(vcpu, &val) < 0)
434 apic_debug("Can't read EOI MSR value: 0x%llx\n",
435 (unsigned long long)vcpu->arch.pv_eoi.msr_val);
436 return val & 0x1;
437}
438
439static void pv_eoi_set_pending(struct kvm_vcpu *vcpu)
440{
441 if (pv_eoi_put_user(vcpu, KVM_PV_EOI_ENABLED) < 0) {
442 apic_debug("Can't set EOI MSR value: 0x%llx\n",
443 (unsigned long long)vcpu->arch.pv_eoi.msr_val);
444 return;
445 }
446 __set_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);
447}
448
449static void pv_eoi_clr_pending(struct kvm_vcpu *vcpu)
450{
451 if (pv_eoi_put_user(vcpu, KVM_PV_EOI_DISABLED) < 0) {
452 apic_debug("Can't clear EOI MSR value: 0x%llx\n",
453 (unsigned long long)vcpu->arch.pv_eoi.msr_val);
454 return;
455 }
456 __clear_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);
457}
458
459static inline int apic_find_highest_isr(struct kvm_lapic *apic)
460{
461 int result;
462
463 /* Note that isr_count is always 1 with vid enabled */
464 if (!apic->isr_count)
465 return -1;
466 if (likely(apic->highest_isr_cache != -1))
467 return apic->highest_isr_cache;
468
469 result = find_highest_vector(apic->regs + APIC_ISR);
470 ASSERT(result == -1 || result >= 16);
471
472 return result;
473}
474
475void kvm_apic_update_tmr(struct kvm_vcpu *vcpu, u32 *tmr)
476{
477 struct kvm_lapic *apic = vcpu->arch.apic;
478 int i;
479
480 for (i = 0; i < 8; i++)
481 apic_set_reg(apic, APIC_TMR + 0x10 * i, tmr[i]);
482}
483
484static void apic_update_ppr(struct kvm_lapic *apic)
485{
486 u32 tpr, isrv, ppr, old_ppr;
487 int isr;
488
489 old_ppr = kvm_apic_get_reg(apic, APIC_PROCPRI);
490 tpr = kvm_apic_get_reg(apic, APIC_TASKPRI);
491 isr = apic_find_highest_isr(apic);
492 isrv = (isr != -1) ? isr : 0;
493
494 if ((tpr & 0xf0) >= (isrv & 0xf0))
495 ppr = tpr & 0xff;
496 else
497 ppr = isrv & 0xf0;
498
499 apic_debug("vlapic %p, ppr 0x%x, isr 0x%x, isrv 0x%x",
500 apic, ppr, isr, isrv);
501
502 if (old_ppr != ppr) {
503 apic_set_reg(apic, APIC_PROCPRI, ppr);
504 if (ppr < old_ppr)
505 kvm_make_request(KVM_REQ_EVENT, apic->vcpu);
506 }
507}
508
509static void apic_set_tpr(struct kvm_lapic *apic, u32 tpr)
510{
511 apic_set_reg(apic, APIC_TASKPRI, tpr);
512 apic_update_ppr(apic);
513}
514
515int kvm_apic_match_physical_addr(struct kvm_lapic *apic, u16 dest)
516{
517 return dest == 0xff || kvm_apic_id(apic) == dest;
518}
519
520int kvm_apic_match_logical_addr(struct kvm_lapic *apic, u8 mda)
521{
522 int result = 0;
523 u32 logical_id;
524
525 if (apic_x2apic_mode(apic)) {
526 logical_id = kvm_apic_get_reg(apic, APIC_LDR);
527 return logical_id & mda;
528 }
529
530 logical_id = GET_APIC_LOGICAL_ID(kvm_apic_get_reg(apic, APIC_LDR));
531
532 switch (kvm_apic_get_reg(apic, APIC_DFR)) {
533 case APIC_DFR_FLAT:
534 if (logical_id & mda)
535 result = 1;
536 break;
537 case APIC_DFR_CLUSTER:
538 if (((logical_id >> 4) == (mda >> 0x4))
539 && (logical_id & mda & 0xf))
540 result = 1;
541 break;
542 default:
543 apic_debug("Bad DFR vcpu %d: %08x\n",
544 apic->vcpu->vcpu_id, kvm_apic_get_reg(apic, APIC_DFR));
545 break;
546 }
547
548 return result;
549}
550
551int kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source,
552 int short_hand, int dest, int dest_mode)
553{
554 int result = 0;
555 struct kvm_lapic *target = vcpu->arch.apic;
556
557 apic_debug("target %p, source %p, dest 0x%x, "
558 "dest_mode 0x%x, short_hand 0x%x\n",
559 target, source, dest, dest_mode, short_hand);
560
561 ASSERT(target);
562 switch (short_hand) {
563 case APIC_DEST_NOSHORT:
564 if (dest_mode == 0)
565 /* Physical mode. */
566 result = kvm_apic_match_physical_addr(target, dest);
567 else
568 /* Logical mode. */
569 result = kvm_apic_match_logical_addr(target, dest);
570 break;
571 case APIC_DEST_SELF:
572 result = (target == source);
573 break;
574 case APIC_DEST_ALLINC:
575 result = 1;
576 break;
577 case APIC_DEST_ALLBUT:
578 result = (target != source);
579 break;
580 default:
581 apic_debug("kvm: apic: Bad dest shorthand value %x\n",
582 short_hand);
583 break;
584 }
585
586 return result;
587}
588
589bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
590 struct kvm_lapic_irq *irq, int *r, unsigned long *dest_map)
591{
592 struct kvm_apic_map *map;
593 unsigned long bitmap = 1;
594 struct kvm_lapic **dst;
595 int i;
596 bool ret = false;
597
598 *r = -1;
599
600 if (irq->shorthand == APIC_DEST_SELF) {
601 *r = kvm_apic_set_irq(src->vcpu, irq, dest_map);
602 return true;
603 }
604
605 if (irq->shorthand)
606 return false;
607
608 rcu_read_lock();
609 map = rcu_dereference(kvm->arch.apic_map);
610
611 if (!map)
612 goto out;
613
614 if (irq->dest_mode == 0) { /* physical mode */
615 if (irq->delivery_mode == APIC_DM_LOWEST ||
616 irq->dest_id == 0xff)
617 goto out;
618 dst = &map->phys_map[irq->dest_id & 0xff];
619 } else {
620 u32 mda = irq->dest_id << (32 - map->ldr_bits);
621
622 dst = map->logical_map[apic_cluster_id(map, mda)];
623
624 bitmap = apic_logical_id(map, mda);
625
626 if (irq->delivery_mode == APIC_DM_LOWEST) {
627 int l = -1;
628 for_each_set_bit(i, &bitmap, 16) {
629 if (!dst[i])
630 continue;
631 if (l < 0)
632 l = i;
633 else if (kvm_apic_compare_prio(dst[i]->vcpu, dst[l]->vcpu) < 0)
634 l = i;
635 }
636
637 bitmap = (l >= 0) ? 1 << l : 0;
638 }
639 }
640
641 for_each_set_bit(i, &bitmap, 16) {
642 if (!dst[i])
643 continue;
644 if (*r < 0)
645 *r = 0;
646 *r += kvm_apic_set_irq(dst[i]->vcpu, irq, dest_map);
647 }
648
649 ret = true;
650out:
651 rcu_read_unlock();
652 return ret;
653}
654
655/*
656 * Add a pending IRQ into lapic.
657 * Return 1 if successfully added and 0 if discarded.
658 */
659static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
660 int vector, int level, int trig_mode,
661 unsigned long *dest_map)
662{
663 int result = 0;
664 struct kvm_vcpu *vcpu = apic->vcpu;
665
666 switch (delivery_mode) {
667 case APIC_DM_LOWEST:
668 vcpu->arch.apic_arb_prio++;
669 case APIC_DM_FIXED:
670 /* FIXME add logic for vcpu on reset */
671 if (unlikely(!apic_enabled(apic)))
672 break;
673
674 result = 1;
675
676 if (dest_map)
677 __set_bit(vcpu->vcpu_id, dest_map);
678
679 if (kvm_x86_ops->deliver_posted_interrupt)
680 kvm_x86_ops->deliver_posted_interrupt(vcpu, vector);
681 else {
682 apic_set_irr(vector, apic);
683
684 kvm_make_request(KVM_REQ_EVENT, vcpu);
685 kvm_vcpu_kick(vcpu);
686 }
687 trace_kvm_apic_accept_irq(vcpu->vcpu_id, delivery_mode,
688 trig_mode, vector, false);
689 break;
690
691 case APIC_DM_REMRD:
692 result = 1;
693 vcpu->arch.pv.pv_unhalted = 1;
694 kvm_make_request(KVM_REQ_EVENT, vcpu);
695 kvm_vcpu_kick(vcpu);
696 break;
697
698 case APIC_DM_SMI:
699 apic_debug("Ignoring guest SMI\n");
700 break;
701
702 case APIC_DM_NMI:
703 result = 1;
704 kvm_inject_nmi(vcpu);
705 kvm_vcpu_kick(vcpu);
706 break;
707
708 case APIC_DM_INIT:
709 if (!trig_mode || level) {
710 result = 1;
711 /* assumes that there are only KVM_APIC_INIT/SIPI */
712 apic->pending_events = (1UL << KVM_APIC_INIT);
713 /* make sure pending_events is visible before sending
714 * the request */
715 smp_wmb();
716 kvm_make_request(KVM_REQ_EVENT, vcpu);
717 kvm_vcpu_kick(vcpu);
718 } else {
719 apic_debug("Ignoring de-assert INIT to vcpu %d\n",
720 vcpu->vcpu_id);
721 }
722 break;
723
724 case APIC_DM_STARTUP:
725 apic_debug("SIPI to vcpu %d vector 0x%02x\n",
726 vcpu->vcpu_id, vector);
727 result = 1;
728 apic->sipi_vector = vector;
729 /* make sure sipi_vector is visible for the receiver */
730 smp_wmb();
731 set_bit(KVM_APIC_SIPI, &apic->pending_events);
732 kvm_make_request(KVM_REQ_EVENT, vcpu);
733 kvm_vcpu_kick(vcpu);
734 break;
735
736 case APIC_DM_EXTINT:
737 /*
738 * Should only be called by kvm_apic_local_deliver() with LVT0,
739 * before NMI watchdog was enabled. Already handled by
740 * kvm_apic_accept_pic_intr().
741 */
742 break;
743
744 default:
745 printk(KERN_ERR "TODO: unsupported delivery mode %x\n",
746 delivery_mode);
747 break;
748 }
749 return result;
750}
751
752int kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2)
753{
754 return vcpu1->arch.apic_arb_prio - vcpu2->arch.apic_arb_prio;
755}
756
757static void kvm_ioapic_send_eoi(struct kvm_lapic *apic, int vector)
758{
759 if (!(kvm_apic_get_reg(apic, APIC_SPIV) & APIC_SPIV_DIRECTED_EOI) &&
760 kvm_ioapic_handles_vector(apic->vcpu->kvm, vector)) {
761 int trigger_mode;
762 if (apic_test_vector(vector, apic->regs + APIC_TMR))
763 trigger_mode = IOAPIC_LEVEL_TRIG;
764 else
765 trigger_mode = IOAPIC_EDGE_TRIG;
766 kvm_ioapic_update_eoi(apic->vcpu, vector, trigger_mode);
767 }
768}
769
770static int apic_set_eoi(struct kvm_lapic *apic)
771{
772 int vector = apic_find_highest_isr(apic);
773
774 trace_kvm_eoi(apic, vector);
775
776 /*
777 * Not every write EOI will has corresponding ISR,
778 * one example is when Kernel check timer on setup_IO_APIC
779 */
780 if (vector == -1)
781 return vector;
782
783 apic_clear_isr(vector, apic);
784 apic_update_ppr(apic);
785
786 kvm_ioapic_send_eoi(apic, vector);
787 kvm_make_request(KVM_REQ_EVENT, apic->vcpu);
788 return vector;
789}
790
791/*
792 * this interface assumes a trap-like exit, which has already finished
793 * desired side effect including vISR and vPPR update.
794 */
795void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector)
796{
797 struct kvm_lapic *apic = vcpu->arch.apic;
798
799 trace_kvm_eoi(apic, vector);
800
801 kvm_ioapic_send_eoi(apic, vector);
802 kvm_make_request(KVM_REQ_EVENT, apic->vcpu);
803}
804EXPORT_SYMBOL_GPL(kvm_apic_set_eoi_accelerated);
805
806static void apic_send_ipi(struct kvm_lapic *apic)
807{
808 u32 icr_low = kvm_apic_get_reg(apic, APIC_ICR);
809 u32 icr_high = kvm_apic_get_reg(apic, APIC_ICR2);
810 struct kvm_lapic_irq irq;
811
812 irq.vector = icr_low & APIC_VECTOR_MASK;
813 irq.delivery_mode = icr_low & APIC_MODE_MASK;
814 irq.dest_mode = icr_low & APIC_DEST_MASK;
815 irq.level = icr_low & APIC_INT_ASSERT;
816 irq.trig_mode = icr_low & APIC_INT_LEVELTRIG;
817 irq.shorthand = icr_low & APIC_SHORT_MASK;
818 if (apic_x2apic_mode(apic))
819 irq.dest_id = icr_high;
820 else
821 irq.dest_id = GET_APIC_DEST_FIELD(icr_high);
822
823 trace_kvm_apic_ipi(icr_low, irq.dest_id);
824
825 apic_debug("icr_high 0x%x, icr_low 0x%x, "
826 "short_hand 0x%x, dest 0x%x, trig_mode 0x%x, level 0x%x, "
827 "dest_mode 0x%x, delivery_mode 0x%x, vector 0x%x\n",
828 icr_high, icr_low, irq.shorthand, irq.dest_id,
829 irq.trig_mode, irq.level, irq.dest_mode, irq.delivery_mode,
830 irq.vector);
831
832 kvm_irq_delivery_to_apic(apic->vcpu->kvm, apic, &irq, NULL);
833}
834
835static u32 apic_get_tmcct(struct kvm_lapic *apic)
836{
837 ktime_t remaining;
838 s64 ns;
839 u32 tmcct;
840
841 ASSERT(apic != NULL);
842
843 /* if initial count is 0, current count should also be 0 */
844 if (kvm_apic_get_reg(apic, APIC_TMICT) == 0 ||
845 apic->lapic_timer.period == 0)
846 return 0;
847
848 remaining = hrtimer_get_remaining(&apic->lapic_timer.timer);
849 if (ktime_to_ns(remaining) < 0)
850 remaining = ktime_set(0, 0);
851
852 ns = mod_64(ktime_to_ns(remaining), apic->lapic_timer.period);
853 tmcct = div64_u64(ns,
854 (APIC_BUS_CYCLE_NS * apic->divide_count));
855
856 return tmcct;
857}
858
859static void __report_tpr_access(struct kvm_lapic *apic, bool write)
860{
861 struct kvm_vcpu *vcpu = apic->vcpu;
862 struct kvm_run *run = vcpu->run;
863
864 kvm_make_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu);
865 run->tpr_access.rip = kvm_rip_read(vcpu);
866 run->tpr_access.is_write = write;
867}
868
869static inline void report_tpr_access(struct kvm_lapic *apic, bool write)
870{
871 if (apic->vcpu->arch.tpr_access_reporting)
872 __report_tpr_access(apic, write);
873}
874
875static u32 __apic_read(struct kvm_lapic *apic, unsigned int offset)
876{
877 u32 val = 0;
878
879 if (offset >= LAPIC_MMIO_LENGTH)
880 return 0;
881
882 switch (offset) {
883 case APIC_ID:
884 if (apic_x2apic_mode(apic))
885 val = kvm_apic_id(apic);
886 else
887 val = kvm_apic_id(apic) << 24;
888 break;
889 case APIC_ARBPRI:
890 apic_debug("Access APIC ARBPRI register which is for P6\n");
891 break;
892
893 case APIC_TMCCT: /* Timer CCR */
894 if (apic_lvtt_tscdeadline(apic))
895 return 0;
896
897 val = apic_get_tmcct(apic);
898 break;
899 case APIC_PROCPRI:
900 apic_update_ppr(apic);
901 val = kvm_apic_get_reg(apic, offset);
902 break;
903 case APIC_TASKPRI:
904 report_tpr_access(apic, false);
905 /* fall thru */
906 default:
907 val = kvm_apic_get_reg(apic, offset);
908 break;
909 }
910
911 return val;
912}
913
914static inline struct kvm_lapic *to_lapic(struct kvm_io_device *dev)
915{
916 return container_of(dev, struct kvm_lapic, dev);
917}
918
919static int apic_reg_read(struct kvm_lapic *apic, u32 offset, int len,
920 void *data)
921{
922 unsigned char alignment = offset & 0xf;
923 u32 result;
924 /* this bitmask has a bit cleared for each reserved register */
925 static const u64 rmask = 0x43ff01ffffffe70cULL;
926
927 if ((alignment + len) > 4) {
928 apic_debug("KVM_APIC_READ: alignment error %x %d\n",
929 offset, len);
930 return 1;
931 }
932
933 if (offset > 0x3f0 || !(rmask & (1ULL << (offset >> 4)))) {
934 apic_debug("KVM_APIC_READ: read reserved register %x\n",
935 offset);
936 return 1;
937 }
938
939 result = __apic_read(apic, offset & ~0xf);
940
941 trace_kvm_apic_read(offset, result);
942
943 switch (len) {
944 case 1:
945 case 2:
946 case 4:
947 memcpy(data, (char *)&result + alignment, len);
948 break;
949 default:
950 printk(KERN_ERR "Local APIC read with len = %x, "
951 "should be 1,2, or 4 instead\n", len);
952 break;
953 }
954 return 0;
955}
956
957static int apic_mmio_in_range(struct kvm_lapic *apic, gpa_t addr)
958{
959 return kvm_apic_hw_enabled(apic) &&
960 addr >= apic->base_address &&
961 addr < apic->base_address + LAPIC_MMIO_LENGTH;
962}
963
964static int apic_mmio_read(struct kvm_io_device *this,
965 gpa_t address, int len, void *data)
966{
967 struct kvm_lapic *apic = to_lapic(this);
968 u32 offset = address - apic->base_address;
969
970 if (!apic_mmio_in_range(apic, address))
971 return -EOPNOTSUPP;
972
973 apic_reg_read(apic, offset, len, data);
974
975 return 0;
976}
977
978static void update_divide_count(struct kvm_lapic *apic)
979{
980 u32 tmp1, tmp2, tdcr;
981
982 tdcr = kvm_apic_get_reg(apic, APIC_TDCR);
983 tmp1 = tdcr & 0xf;
984 tmp2 = ((tmp1 & 0x3) | ((tmp1 & 0x8) >> 1)) + 1;
985 apic->divide_count = 0x1 << (tmp2 & 0x7);
986
987 apic_debug("timer divide count is 0x%x\n",
988 apic->divide_count);
989}
990
991static void start_apic_timer(struct kvm_lapic *apic)
992{
993 ktime_t now;
994 atomic_set(&apic->lapic_timer.pending, 0);
995
996 if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic)) {
997 /* lapic timer in oneshot or periodic mode */
998 now = apic->lapic_timer.timer.base->get_time();
999 apic->lapic_timer.period = (u64)kvm_apic_get_reg(apic, APIC_TMICT)
1000 * APIC_BUS_CYCLE_NS * apic->divide_count;
1001
1002 if (!apic->lapic_timer.period)
1003 return;
1004 /*
1005 * Do not allow the guest to program periodic timers with small
1006 * interval, since the hrtimers are not throttled by the host
1007 * scheduler.
1008 */
1009 if (apic_lvtt_period(apic)) {
1010 s64 min_period = min_timer_period_us * 1000LL;
1011
1012 if (apic->lapic_timer.period < min_period) {
1013 pr_info_ratelimited(
1014 "kvm: vcpu %i: requested %lld ns "
1015 "lapic timer period limited to %lld ns\n",
1016 apic->vcpu->vcpu_id,
1017 apic->lapic_timer.period, min_period);
1018 apic->lapic_timer.period = min_period;
1019 }
1020 }
1021
1022 hrtimer_start(&apic->lapic_timer.timer,
1023 ktime_add_ns(now, apic->lapic_timer.period),
1024 HRTIMER_MODE_ABS);
1025
1026 apic_debug("%s: bus cycle is %" PRId64 "ns, now 0x%016"
1027 PRIx64 ", "
1028 "timer initial count 0x%x, period %lldns, "
1029 "expire @ 0x%016" PRIx64 ".\n", __func__,
1030 APIC_BUS_CYCLE_NS, ktime_to_ns(now),
1031 kvm_apic_get_reg(apic, APIC_TMICT),
1032 apic->lapic_timer.period,
1033 ktime_to_ns(ktime_add_ns(now,
1034 apic->lapic_timer.period)));
1035 } else if (apic_lvtt_tscdeadline(apic)) {
1036 /* lapic timer in tsc deadline mode */
1037 u64 guest_tsc, tscdeadline = apic->lapic_timer.tscdeadline;
1038 u64 ns = 0;
1039 struct kvm_vcpu *vcpu = apic->vcpu;
1040 unsigned long this_tsc_khz = vcpu->arch.virtual_tsc_khz;
1041 unsigned long flags;
1042
1043 if (unlikely(!tscdeadline || !this_tsc_khz))
1044 return;
1045
1046 local_irq_save(flags);
1047
1048 now = apic->lapic_timer.timer.base->get_time();
1049 guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu, native_read_tsc());
1050 if (likely(tscdeadline > guest_tsc)) {
1051 ns = (tscdeadline - guest_tsc) * 1000000ULL;
1052 do_div(ns, this_tsc_khz);
1053 }
1054 hrtimer_start(&apic->lapic_timer.timer,
1055 ktime_add_ns(now, ns), HRTIMER_MODE_ABS);
1056
1057 local_irq_restore(flags);
1058 }
1059}
1060
1061static void apic_manage_nmi_watchdog(struct kvm_lapic *apic, u32 lvt0_val)
1062{
1063 int nmi_wd_enabled = apic_lvt_nmi_mode(kvm_apic_get_reg(apic, APIC_LVT0));
1064
1065 if (apic_lvt_nmi_mode(lvt0_val)) {
1066 if (!nmi_wd_enabled) {
1067 apic_debug("Receive NMI setting on APIC_LVT0 "
1068 "for cpu %d\n", apic->vcpu->vcpu_id);
1069 apic->vcpu->kvm->arch.vapics_in_nmi_mode++;
1070 }
1071 } else if (nmi_wd_enabled)
1072 apic->vcpu->kvm->arch.vapics_in_nmi_mode--;
1073}
1074
1075static int apic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val)
1076{
1077 int ret = 0;
1078
1079 trace_kvm_apic_write(reg, val);
1080
1081 switch (reg) {
1082 case APIC_ID: /* Local APIC ID */
1083 if (!apic_x2apic_mode(apic))
1084 kvm_apic_set_id(apic, val >> 24);
1085 else
1086 ret = 1;
1087 break;
1088
1089 case APIC_TASKPRI:
1090 report_tpr_access(apic, true);
1091 apic_set_tpr(apic, val & 0xff);
1092 break;
1093
1094 case APIC_EOI:
1095 apic_set_eoi(apic);
1096 break;
1097
1098 case APIC_LDR:
1099 if (!apic_x2apic_mode(apic))
1100 kvm_apic_set_ldr(apic, val & APIC_LDR_MASK);
1101 else
1102 ret = 1;
1103 break;
1104
1105 case APIC_DFR:
1106 if (!apic_x2apic_mode(apic)) {
1107 apic_set_reg(apic, APIC_DFR, val | 0x0FFFFFFF);
1108 recalculate_apic_map(apic->vcpu->kvm);
1109 } else
1110 ret = 1;
1111 break;
1112
1113 case APIC_SPIV: {
1114 u32 mask = 0x3ff;
1115 if (kvm_apic_get_reg(apic, APIC_LVR) & APIC_LVR_DIRECTED_EOI)
1116 mask |= APIC_SPIV_DIRECTED_EOI;
1117 apic_set_spiv(apic, val & mask);
1118 if (!(val & APIC_SPIV_APIC_ENABLED)) {
1119 int i;
1120 u32 lvt_val;
1121
1122 for (i = 0; i < APIC_LVT_NUM; i++) {
1123 lvt_val = kvm_apic_get_reg(apic,
1124 APIC_LVTT + 0x10 * i);
1125 apic_set_reg(apic, APIC_LVTT + 0x10 * i,
1126 lvt_val | APIC_LVT_MASKED);
1127 }
1128 atomic_set(&apic->lapic_timer.pending, 0);
1129
1130 }
1131 break;
1132 }
1133 case APIC_ICR:
1134 /* No delay here, so we always clear the pending bit */
1135 apic_set_reg(apic, APIC_ICR, val & ~(1 << 12));
1136 apic_send_ipi(apic);
1137 break;
1138
1139 case APIC_ICR2:
1140 if (!apic_x2apic_mode(apic))
1141 val &= 0xff000000;
1142 apic_set_reg(apic, APIC_ICR2, val);
1143 break;
1144
1145 case APIC_LVT0:
1146 apic_manage_nmi_watchdog(apic, val);
1147 case APIC_LVTTHMR:
1148 case APIC_LVTPC:
1149 case APIC_LVT1:
1150 case APIC_LVTERR:
1151 /* TODO: Check vector */
1152 if (!kvm_apic_sw_enabled(apic))
1153 val |= APIC_LVT_MASKED;
1154
1155 val &= apic_lvt_mask[(reg - APIC_LVTT) >> 4];
1156 apic_set_reg(apic, reg, val);
1157
1158 break;
1159
1160 case APIC_LVTT:
1161 if ((kvm_apic_get_reg(apic, APIC_LVTT) &
1162 apic->lapic_timer.timer_mode_mask) !=
1163 (val & apic->lapic_timer.timer_mode_mask))
1164 hrtimer_cancel(&apic->lapic_timer.timer);
1165
1166 if (!kvm_apic_sw_enabled(apic))
1167 val |= APIC_LVT_MASKED;
1168 val &= (apic_lvt_mask[0] | apic->lapic_timer.timer_mode_mask);
1169 apic_set_reg(apic, APIC_LVTT, val);
1170 break;
1171
1172 case APIC_TMICT:
1173 if (apic_lvtt_tscdeadline(apic))
1174 break;
1175
1176 hrtimer_cancel(&apic->lapic_timer.timer);
1177 apic_set_reg(apic, APIC_TMICT, val);
1178 start_apic_timer(apic);
1179 break;
1180
1181 case APIC_TDCR:
1182 if (val & 4)
1183 apic_debug("KVM_WRITE:TDCR %x\n", val);
1184 apic_set_reg(apic, APIC_TDCR, val);
1185 update_divide_count(apic);
1186 break;
1187
1188 case APIC_ESR:
1189 if (apic_x2apic_mode(apic) && val != 0) {
1190 apic_debug("KVM_WRITE:ESR not zero %x\n", val);
1191 ret = 1;
1192 }
1193 break;
1194
1195 case APIC_SELF_IPI:
1196 if (apic_x2apic_mode(apic)) {
1197 apic_reg_write(apic, APIC_ICR, 0x40000 | (val & 0xff));
1198 } else
1199 ret = 1;
1200 break;
1201 default:
1202 ret = 1;
1203 break;
1204 }
1205 if (ret)
1206 apic_debug("Local APIC Write to read-only register %x\n", reg);
1207 return ret;
1208}
1209
1210static int apic_mmio_write(struct kvm_io_device *this,
1211 gpa_t address, int len, const void *data)
1212{
1213 struct kvm_lapic *apic = to_lapic(this);
1214 unsigned int offset = address - apic->base_address;
1215 u32 val;
1216
1217 if (!apic_mmio_in_range(apic, address))
1218 return -EOPNOTSUPP;
1219
1220 /*
1221 * APIC register must be aligned on 128-bits boundary.
1222 * 32/64/128 bits registers must be accessed thru 32 bits.
1223 * Refer SDM 8.4.1
1224 */
1225 if (len != 4 || (offset & 0xf)) {
1226 /* Don't shout loud, $infamous_os would cause only noise. */
1227 apic_debug("apic write: bad size=%d %lx\n", len, (long)address);
1228 return 0;
1229 }
1230
1231 val = *(u32*)data;
1232
1233 /* too common printing */
1234 if (offset != APIC_EOI)
1235 apic_debug("%s: offset 0x%x with length 0x%x, and value is "
1236 "0x%x\n", __func__, offset, len, val);
1237
1238 apic_reg_write(apic, offset & 0xff0, val);
1239
1240 return 0;
1241}
1242
1243void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu)
1244{
1245 if (kvm_vcpu_has_lapic(vcpu))
1246 apic_reg_write(vcpu->arch.apic, APIC_EOI, 0);
1247}
1248EXPORT_SYMBOL_GPL(kvm_lapic_set_eoi);
1249
1250/* emulate APIC access in a trap manner */
1251void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset)
1252{
1253 u32 val = 0;
1254
1255 /* hw has done the conditional check and inst decode */
1256 offset &= 0xff0;
1257
1258 apic_reg_read(vcpu->arch.apic, offset, 4, &val);
1259
1260 /* TODO: optimize to just emulate side effect w/o one more write */
1261 apic_reg_write(vcpu->arch.apic, offset, val);
1262}
1263EXPORT_SYMBOL_GPL(kvm_apic_write_nodecode);
1264
1265void kvm_free_lapic(struct kvm_vcpu *vcpu)
1266{
1267 struct kvm_lapic *apic = vcpu->arch.apic;
1268
1269 if (!vcpu->arch.apic)
1270 return;
1271
1272 hrtimer_cancel(&apic->lapic_timer.timer);
1273
1274 if (!(vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE))
1275 static_key_slow_dec_deferred(&apic_hw_disabled);
1276
1277 if (!(kvm_apic_get_reg(apic, APIC_SPIV) & APIC_SPIV_APIC_ENABLED))
1278 static_key_slow_dec_deferred(&apic_sw_disabled);
1279
1280 if (apic->regs)
1281 free_page((unsigned long)apic->regs);
1282
1283 kfree(apic);
1284}
1285
1286/*
1287 *----------------------------------------------------------------------
1288 * LAPIC interface
1289 *----------------------------------------------------------------------
1290 */
1291
1292u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu)
1293{
1294 struct kvm_lapic *apic = vcpu->arch.apic;
1295
1296 if (!kvm_vcpu_has_lapic(vcpu) || apic_lvtt_oneshot(apic) ||
1297 apic_lvtt_period(apic))
1298 return 0;
1299
1300 return apic->lapic_timer.tscdeadline;
1301}
1302
1303void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data)
1304{
1305 struct kvm_lapic *apic = vcpu->arch.apic;
1306
1307 if (!kvm_vcpu_has_lapic(vcpu) || apic_lvtt_oneshot(apic) ||
1308 apic_lvtt_period(apic))
1309 return;
1310
1311 hrtimer_cancel(&apic->lapic_timer.timer);
1312 apic->lapic_timer.tscdeadline = data;
1313 start_apic_timer(apic);
1314}
1315
1316void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8)
1317{
1318 struct kvm_lapic *apic = vcpu->arch.apic;
1319
1320 if (!kvm_vcpu_has_lapic(vcpu))
1321 return;
1322
1323 apic_set_tpr(apic, ((cr8 & 0x0f) << 4)
1324 | (kvm_apic_get_reg(apic, APIC_TASKPRI) & 4));
1325}
1326
1327u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu)
1328{
1329 u64 tpr;
1330
1331 if (!kvm_vcpu_has_lapic(vcpu))
1332 return 0;
1333
1334 tpr = (u64) kvm_apic_get_reg(vcpu->arch.apic, APIC_TASKPRI);
1335
1336 return (tpr & 0xf0) >> 4;
1337}
1338
1339void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value)
1340{
1341 u64 old_value = vcpu->arch.apic_base;
1342 struct kvm_lapic *apic = vcpu->arch.apic;
1343
1344 if (!apic) {
1345 value |= MSR_IA32_APICBASE_BSP;
1346 vcpu->arch.apic_base = value;
1347 return;
1348 }
1349
1350 if (!kvm_vcpu_is_bsp(apic->vcpu))
1351 value &= ~MSR_IA32_APICBASE_BSP;
1352 vcpu->arch.apic_base = value;
1353
1354 /* update jump label if enable bit changes */
1355 if ((old_value ^ value) & MSR_IA32_APICBASE_ENABLE) {
1356 if (value & MSR_IA32_APICBASE_ENABLE)
1357 static_key_slow_dec_deferred(&apic_hw_disabled);
1358 else
1359 static_key_slow_inc(&apic_hw_disabled.key);
1360 recalculate_apic_map(vcpu->kvm);
1361 }
1362
1363 if ((old_value ^ value) & X2APIC_ENABLE) {
1364 if (value & X2APIC_ENABLE) {
1365 u32 id = kvm_apic_id(apic);
1366 u32 ldr = ((id >> 4) << 16) | (1 << (id & 0xf));
1367 kvm_apic_set_ldr(apic, ldr);
1368 kvm_x86_ops->set_virtual_x2apic_mode(vcpu, true);
1369 } else
1370 kvm_x86_ops->set_virtual_x2apic_mode(vcpu, false);
1371 }
1372
1373 apic->base_address = apic->vcpu->arch.apic_base &
1374 MSR_IA32_APICBASE_BASE;
1375
1376 /* with FSB delivery interrupt, we can restart APIC functionality */
1377 apic_debug("apic base msr is 0x%016" PRIx64 ", and base address is "
1378 "0x%lx.\n", apic->vcpu->arch.apic_base, apic->base_address);
1379
1380}
1381
1382void kvm_lapic_reset(struct kvm_vcpu *vcpu)
1383{
1384 struct kvm_lapic *apic;
1385 int i;
1386
1387 apic_debug("%s\n", __func__);
1388
1389 ASSERT(vcpu);
1390 apic = vcpu->arch.apic;
1391 ASSERT(apic != NULL);
1392
1393 /* Stop the timer in case it's a reset to an active apic */
1394 hrtimer_cancel(&apic->lapic_timer.timer);
1395
1396 kvm_apic_set_id(apic, vcpu->vcpu_id);
1397 kvm_apic_set_version(apic->vcpu);
1398
1399 for (i = 0; i < APIC_LVT_NUM; i++)
1400 apic_set_reg(apic, APIC_LVTT + 0x10 * i, APIC_LVT_MASKED);
1401 apic_set_reg(apic, APIC_LVT0,
1402 SET_APIC_DELIVERY_MODE(0, APIC_MODE_EXTINT));
1403
1404 apic_set_reg(apic, APIC_DFR, 0xffffffffU);
1405 apic_set_spiv(apic, 0xff);
1406 apic_set_reg(apic, APIC_TASKPRI, 0);
1407 kvm_apic_set_ldr(apic, 0);
1408 apic_set_reg(apic, APIC_ESR, 0);
1409 apic_set_reg(apic, APIC_ICR, 0);
1410 apic_set_reg(apic, APIC_ICR2, 0);
1411 apic_set_reg(apic, APIC_TDCR, 0);
1412 apic_set_reg(apic, APIC_TMICT, 0);
1413 for (i = 0; i < 8; i++) {
1414 apic_set_reg(apic, APIC_IRR + 0x10 * i, 0);
1415 apic_set_reg(apic, APIC_ISR + 0x10 * i, 0);
1416 apic_set_reg(apic, APIC_TMR + 0x10 * i, 0);
1417 }
1418 apic->irr_pending = kvm_apic_vid_enabled(vcpu->kvm);
1419 apic->isr_count = kvm_apic_vid_enabled(vcpu->kvm);
1420 apic->highest_isr_cache = -1;
1421 update_divide_count(apic);
1422 atomic_set(&apic->lapic_timer.pending, 0);
1423 if (kvm_vcpu_is_bsp(vcpu))
1424 kvm_lapic_set_base(vcpu,
1425 vcpu->arch.apic_base | MSR_IA32_APICBASE_BSP);
1426 vcpu->arch.pv_eoi.msr_val = 0;
1427 apic_update_ppr(apic);
1428
1429 vcpu->arch.apic_arb_prio = 0;
1430 vcpu->arch.apic_attention = 0;
1431
1432 apic_debug(KERN_INFO "%s: vcpu=%p, id=%d, base_msr="
1433 "0x%016" PRIx64 ", base_address=0x%0lx.\n", __func__,
1434 vcpu, kvm_apic_id(apic),
1435 vcpu->arch.apic_base, apic->base_address);
1436}
1437
1438/*
1439 *----------------------------------------------------------------------
1440 * timer interface
1441 *----------------------------------------------------------------------
1442 */
1443
1444static bool lapic_is_periodic(struct kvm_lapic *apic)
1445{
1446 return apic_lvtt_period(apic);
1447}
1448
1449int apic_has_pending_timer(struct kvm_vcpu *vcpu)
1450{
1451 struct kvm_lapic *apic = vcpu->arch.apic;
1452
1453 if (kvm_vcpu_has_lapic(vcpu) && apic_enabled(apic) &&
1454 apic_lvt_enabled(apic, APIC_LVTT))
1455 return atomic_read(&apic->lapic_timer.pending);
1456
1457 return 0;
1458}
1459
1460int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type)
1461{
1462 u32 reg = kvm_apic_get_reg(apic, lvt_type);
1463 int vector, mode, trig_mode;
1464
1465 if (kvm_apic_hw_enabled(apic) && !(reg & APIC_LVT_MASKED)) {
1466 vector = reg & APIC_VECTOR_MASK;
1467 mode = reg & APIC_MODE_MASK;
1468 trig_mode = reg & APIC_LVT_LEVEL_TRIGGER;
1469 return __apic_accept_irq(apic, mode, vector, 1, trig_mode,
1470 NULL);
1471 }
1472 return 0;
1473}
1474
1475void kvm_apic_nmi_wd_deliver(struct kvm_vcpu *vcpu)
1476{
1477 struct kvm_lapic *apic = vcpu->arch.apic;
1478
1479 if (apic)
1480 kvm_apic_local_deliver(apic, APIC_LVT0);
1481}
1482
1483static const struct kvm_io_device_ops apic_mmio_ops = {
1484 .read = apic_mmio_read,
1485 .write = apic_mmio_write,
1486};
1487
1488static enum hrtimer_restart apic_timer_fn(struct hrtimer *data)
1489{
1490 struct kvm_timer *ktimer = container_of(data, struct kvm_timer, timer);
1491 struct kvm_lapic *apic = container_of(ktimer, struct kvm_lapic, lapic_timer);
1492 struct kvm_vcpu *vcpu = apic->vcpu;
1493 wait_queue_head_t *q = &vcpu->wq;
1494
1495 /*
1496 * There is a race window between reading and incrementing, but we do
1497 * not care about potentially losing timer events in the !reinject
1498 * case anyway. Note: KVM_REQ_PENDING_TIMER is implicitly checked
1499 * in vcpu_enter_guest.
1500 */
1501 if (!atomic_read(&ktimer->pending)) {
1502 atomic_inc(&ktimer->pending);
1503 /* FIXME: this code should not know anything about vcpus */
1504 kvm_make_request(KVM_REQ_PENDING_TIMER, vcpu);
1505 }
1506
1507 if (waitqueue_active(q))
1508 wake_up_interruptible(q);
1509
1510 if (lapic_is_periodic(apic)) {
1511 hrtimer_add_expires_ns(&ktimer->timer, ktimer->period);
1512 return HRTIMER_RESTART;
1513 } else
1514 return HRTIMER_NORESTART;
1515}
1516
1517int kvm_create_lapic(struct kvm_vcpu *vcpu)
1518{
1519 struct kvm_lapic *apic;
1520
1521 ASSERT(vcpu != NULL);
1522 apic_debug("apic_init %d\n", vcpu->vcpu_id);
1523
1524 apic = kzalloc(sizeof(*apic), GFP_KERNEL);
1525 if (!apic)
1526 goto nomem;
1527
1528 vcpu->arch.apic = apic;
1529
1530 apic->regs = (void *)get_zeroed_page(GFP_KERNEL);
1531 if (!apic->regs) {
1532 printk(KERN_ERR "malloc apic regs error for vcpu %x\n",
1533 vcpu->vcpu_id);
1534 goto nomem_free_apic;
1535 }
1536 apic->vcpu = vcpu;
1537
1538 hrtimer_init(&apic->lapic_timer.timer, CLOCK_MONOTONIC,
1539 HRTIMER_MODE_ABS);
1540 apic->lapic_timer.timer.function = apic_timer_fn;
1541
1542 /*
1543 * APIC is created enabled. This will prevent kvm_lapic_set_base from
1544 * thinking that APIC satet has changed.
1545 */
1546 vcpu->arch.apic_base = MSR_IA32_APICBASE_ENABLE;
1547 kvm_lapic_set_base(vcpu,
1548 APIC_DEFAULT_PHYS_BASE | MSR_IA32_APICBASE_ENABLE);
1549
1550 static_key_slow_inc(&apic_sw_disabled.key); /* sw disabled at reset */
1551 kvm_lapic_reset(vcpu);
1552 kvm_iodevice_init(&apic->dev, &apic_mmio_ops);
1553
1554 return 0;
1555nomem_free_apic:
1556 kfree(apic);
1557nomem:
1558 return -ENOMEM;
1559}
1560
1561int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu)
1562{
1563 struct kvm_lapic *apic = vcpu->arch.apic;
1564 int highest_irr;
1565
1566 if (!kvm_vcpu_has_lapic(vcpu) || !apic_enabled(apic))
1567 return -1;
1568
1569 apic_update_ppr(apic);
1570 highest_irr = apic_find_highest_irr(apic);
1571 if ((highest_irr == -1) ||
1572 ((highest_irr & 0xF0) <= kvm_apic_get_reg(apic, APIC_PROCPRI)))
1573 return -1;
1574 return highest_irr;
1575}
1576
1577int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu)
1578{
1579 u32 lvt0 = kvm_apic_get_reg(vcpu->arch.apic, APIC_LVT0);
1580 int r = 0;
1581
1582 if (!kvm_apic_hw_enabled(vcpu->arch.apic))
1583 r = 1;
1584 if ((lvt0 & APIC_LVT_MASKED) == 0 &&
1585 GET_APIC_DELIVERY_MODE(lvt0) == APIC_MODE_EXTINT)
1586 r = 1;
1587 return r;
1588}
1589
1590void kvm_inject_apic_timer_irqs(struct kvm_vcpu *vcpu)
1591{
1592 struct kvm_lapic *apic = vcpu->arch.apic;
1593
1594 if (!kvm_vcpu_has_lapic(vcpu))
1595 return;
1596
1597 if (atomic_read(&apic->lapic_timer.pending) > 0) {
1598 kvm_apic_local_deliver(apic, APIC_LVTT);
1599 atomic_set(&apic->lapic_timer.pending, 0);
1600 }
1601}
1602
1603int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu)
1604{
1605 int vector = kvm_apic_has_interrupt(vcpu);
1606 struct kvm_lapic *apic = vcpu->arch.apic;
1607
1608 if (vector == -1)
1609 return -1;
1610
1611 apic_set_isr(vector, apic);
1612 apic_update_ppr(apic);
1613 apic_clear_irr(vector, apic);
1614 return vector;
1615}
1616
1617void kvm_apic_post_state_restore(struct kvm_vcpu *vcpu,
1618 struct kvm_lapic_state *s)
1619{
1620 struct kvm_lapic *apic = vcpu->arch.apic;
1621
1622 kvm_lapic_set_base(vcpu, vcpu->arch.apic_base);
1623 /* set SPIV separately to get count of SW disabled APICs right */
1624 apic_set_spiv(apic, *((u32 *)(s->regs + APIC_SPIV)));
1625 memcpy(vcpu->arch.apic->regs, s->regs, sizeof *s);
1626 /* call kvm_apic_set_id() to put apic into apic_map */
1627 kvm_apic_set_id(apic, kvm_apic_id(apic));
1628 kvm_apic_set_version(vcpu);
1629
1630 apic_update_ppr(apic);
1631 hrtimer_cancel(&apic->lapic_timer.timer);
1632 update_divide_count(apic);
1633 start_apic_timer(apic);
1634 apic->irr_pending = true;
1635 apic->isr_count = kvm_apic_vid_enabled(vcpu->kvm) ?
1636 1 : count_vectors(apic->regs + APIC_ISR);
1637 apic->highest_isr_cache = -1;
1638 kvm_x86_ops->hwapic_isr_update(vcpu->kvm, apic_find_highest_isr(apic));
1639 kvm_make_request(KVM_REQ_EVENT, vcpu);
1640 kvm_rtc_eoi_tracking_restore_one(vcpu);
1641}
1642
1643void __kvm_migrate_apic_timer(struct kvm_vcpu *vcpu)
1644{
1645 struct hrtimer *timer;
1646
1647 if (!kvm_vcpu_has_lapic(vcpu))
1648 return;
1649
1650 timer = &vcpu->arch.apic->lapic_timer.timer;
1651 if (hrtimer_cancel(timer))
1652 hrtimer_start_expires(timer, HRTIMER_MODE_ABS);
1653}
1654
1655/*
1656 * apic_sync_pv_eoi_from_guest - called on vmexit or cancel interrupt
1657 *
1658 * Detect whether guest triggered PV EOI since the
1659 * last entry. If yes, set EOI on guests's behalf.
1660 * Clear PV EOI in guest memory in any case.
1661 */
1662static void apic_sync_pv_eoi_from_guest(struct kvm_vcpu *vcpu,
1663 struct kvm_lapic *apic)
1664{
1665 bool pending;
1666 int vector;
1667 /*
1668 * PV EOI state is derived from KVM_APIC_PV_EOI_PENDING in host
1669 * and KVM_PV_EOI_ENABLED in guest memory as follows:
1670 *
1671 * KVM_APIC_PV_EOI_PENDING is unset:
1672 * -> host disabled PV EOI.
1673 * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is set:
1674 * -> host enabled PV EOI, guest did not execute EOI yet.
1675 * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is unset:
1676 * -> host enabled PV EOI, guest executed EOI.
1677 */
1678 BUG_ON(!pv_eoi_enabled(vcpu));
1679 pending = pv_eoi_get_pending(vcpu);
1680 /*
1681 * Clear pending bit in any case: it will be set again on vmentry.
1682 * While this might not be ideal from performance point of view,
1683 * this makes sure pv eoi is only enabled when we know it's safe.
1684 */
1685 pv_eoi_clr_pending(vcpu);
1686 if (pending)
1687 return;
1688 vector = apic_set_eoi(apic);
1689 trace_kvm_pv_eoi(apic, vector);
1690}
1691
1692void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu)
1693{
1694 u32 data;
1695
1696 if (test_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention))
1697 apic_sync_pv_eoi_from_guest(vcpu, vcpu->arch.apic);
1698
1699 if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))
1700 return;
1701
1702 kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,
1703 sizeof(u32));
1704
1705 apic_set_tpr(vcpu->arch.apic, data & 0xff);
1706}
1707
1708/*
1709 * apic_sync_pv_eoi_to_guest - called before vmentry
1710 *
1711 * Detect whether it's safe to enable PV EOI and
1712 * if yes do so.
1713 */
1714static void apic_sync_pv_eoi_to_guest(struct kvm_vcpu *vcpu,
1715 struct kvm_lapic *apic)
1716{
1717 if (!pv_eoi_enabled(vcpu) ||
1718 /* IRR set or many bits in ISR: could be nested. */
1719 apic->irr_pending ||
1720 /* Cache not set: could be safe but we don't bother. */
1721 apic->highest_isr_cache == -1 ||
1722 /* Need EOI to update ioapic. */
1723 kvm_ioapic_handles_vector(vcpu->kvm, apic->highest_isr_cache)) {
1724 /*
1725 * PV EOI was disabled by apic_sync_pv_eoi_from_guest
1726 * so we need not do anything here.
1727 */
1728 return;
1729 }
1730
1731 pv_eoi_set_pending(apic->vcpu);
1732}
1733
1734void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu)
1735{
1736 u32 data, tpr;
1737 int max_irr, max_isr;
1738 struct kvm_lapic *apic = vcpu->arch.apic;
1739
1740 apic_sync_pv_eoi_to_guest(vcpu, apic);
1741
1742 if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))
1743 return;
1744
1745 tpr = kvm_apic_get_reg(apic, APIC_TASKPRI) & 0xff;
1746 max_irr = apic_find_highest_irr(apic);
1747 if (max_irr < 0)
1748 max_irr = 0;
1749 max_isr = apic_find_highest_isr(apic);
1750 if (max_isr < 0)
1751 max_isr = 0;
1752 data = (tpr & 0xff) | ((max_isr & 0xf0) << 8) | (max_irr << 24);
1753
1754 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,
1755 sizeof(u32));
1756}
1757
1758int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr)
1759{
1760 if (vapic_addr) {
1761 if (kvm_gfn_to_hva_cache_init(vcpu->kvm,
1762 &vcpu->arch.apic->vapic_cache,
1763 vapic_addr, sizeof(u32)))
1764 return -EINVAL;
1765 __set_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);
1766 } else {
1767 __clear_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);
1768 }
1769
1770 vcpu->arch.apic->vapic_addr = vapic_addr;
1771 return 0;
1772}
1773
1774int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1775{
1776 struct kvm_lapic *apic = vcpu->arch.apic;
1777 u32 reg = (msr - APIC_BASE_MSR) << 4;
1778
1779 if (!irqchip_in_kernel(vcpu->kvm) || !apic_x2apic_mode(apic))
1780 return 1;
1781
1782 /* if this is ICR write vector before command */
1783 if (msr == 0x830)
1784 apic_reg_write(apic, APIC_ICR2, (u32)(data >> 32));
1785 return apic_reg_write(apic, reg, (u32)data);
1786}
1787
1788int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data)
1789{
1790 struct kvm_lapic *apic = vcpu->arch.apic;
1791 u32 reg = (msr - APIC_BASE_MSR) << 4, low, high = 0;
1792
1793 if (!irqchip_in_kernel(vcpu->kvm) || !apic_x2apic_mode(apic))
1794 return 1;
1795
1796 if (apic_reg_read(apic, reg, 4, &low))
1797 return 1;
1798 if (msr == 0x830)
1799 apic_reg_read(apic, APIC_ICR2, 4, &high);
1800
1801 *data = (((u64)high) << 32) | low;
1802
1803 return 0;
1804}
1805
1806int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 reg, u64 data)
1807{
1808 struct kvm_lapic *apic = vcpu->arch.apic;
1809
1810 if (!kvm_vcpu_has_lapic(vcpu))
1811 return 1;
1812
1813 /* if this is ICR write vector before command */
1814 if (reg == APIC_ICR)
1815 apic_reg_write(apic, APIC_ICR2, (u32)(data >> 32));
1816 return apic_reg_write(apic, reg, (u32)data);
1817}
1818
1819int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 reg, u64 *data)
1820{
1821 struct kvm_lapic *apic = vcpu->arch.apic;
1822 u32 low, high = 0;
1823
1824 if (!kvm_vcpu_has_lapic(vcpu))
1825 return 1;
1826
1827 if (apic_reg_read(apic, reg, 4, &low))
1828 return 1;
1829 if (reg == APIC_ICR)
1830 apic_reg_read(apic, APIC_ICR2, 4, &high);
1831
1832 *data = (((u64)high) << 32) | low;
1833
1834 return 0;
1835}
1836
1837int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data)
1838{
1839 u64 addr = data & ~KVM_MSR_ENABLED;
1840 if (!IS_ALIGNED(addr, 4))
1841 return 1;
1842
1843 vcpu->arch.pv_eoi.msr_val = data;
1844 if (!pv_eoi_enabled(vcpu))
1845 return 0;
1846 return kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.pv_eoi.data,
1847 addr, sizeof(u8));
1848}
1849
1850void kvm_apic_accept_events(struct kvm_vcpu *vcpu)
1851{
1852 struct kvm_lapic *apic = vcpu->arch.apic;
1853 unsigned int sipi_vector;
1854 unsigned long pe;
1855
1856 if (!kvm_vcpu_has_lapic(vcpu) || !apic->pending_events)
1857 return;
1858
1859 pe = xchg(&apic->pending_events, 0);
1860
1861 if (test_bit(KVM_APIC_INIT, &pe)) {
1862 kvm_lapic_reset(vcpu);
1863 kvm_vcpu_reset(vcpu);
1864 if (kvm_vcpu_is_bsp(apic->vcpu))
1865 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
1866 else
1867 vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;
1868 }
1869 if (test_bit(KVM_APIC_SIPI, &pe) &&
1870 vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {
1871 /* evaluate pending_events before reading the vector */
1872 smp_rmb();
1873 sipi_vector = apic->sipi_vector;
1874 pr_debug("vcpu %d received sipi with vector # %x\n",
1875 vcpu->vcpu_id, sipi_vector);
1876 kvm_vcpu_deliver_sipi_vector(vcpu, sipi_vector);
1877 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
1878 }
1879}
1880
1881void kvm_lapic_init(void)
1882{
1883 /* do not patch jump label more than once per second */
1884 jump_label_rate_limit(&apic_hw_disabled, HZ);
1885 jump_label_rate_limit(&apic_sw_disabled, HZ);
1886}
1// SPDX-License-Identifier: GPL-2.0-only
2
3/*
4 * Local APIC virtualization
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
7 * Copyright (C) 2007 Novell
8 * Copyright (C) 2007 Intel
9 * Copyright 2009 Red Hat, Inc. and/or its affiliates.
10 *
11 * Authors:
12 * Dor Laor <dor.laor@qumranet.com>
13 * Gregory Haskins <ghaskins@novell.com>
14 * Yaozu (Eddie) Dong <eddie.dong@intel.com>
15 *
16 * Based on Xen 3.1 code, Copyright (c) 2004, Intel Corporation.
17 */
18
19#include <linux/kvm_host.h>
20#include <linux/kvm.h>
21#include <linux/mm.h>
22#include <linux/highmem.h>
23#include <linux/smp.h>
24#include <linux/hrtimer.h>
25#include <linux/io.h>
26#include <linux/export.h>
27#include <linux/math64.h>
28#include <linux/slab.h>
29#include <asm/processor.h>
30#include <asm/mce.h>
31#include <asm/msr.h>
32#include <asm/page.h>
33#include <asm/current.h>
34#include <asm/apicdef.h>
35#include <asm/delay.h>
36#include <linux/atomic.h>
37#include <linux/jump_label.h>
38#include "kvm_cache_regs.h"
39#include "irq.h"
40#include "ioapic.h"
41#include "trace.h"
42#include "x86.h"
43#include "cpuid.h"
44#include "hyperv.h"
45#include "smm.h"
46
47#ifndef CONFIG_X86_64
48#define mod_64(x, y) ((x) - (y) * div64_u64(x, y))
49#else
50#define mod_64(x, y) ((x) % (y))
51#endif
52
53#define PRId64 "d"
54#define PRIx64 "llx"
55#define PRIu64 "u"
56#define PRIo64 "o"
57
58/* 14 is the version for Xeon and Pentium 8.4.8*/
59#define APIC_VERSION 0x14UL
60#define LAPIC_MMIO_LENGTH (1 << 12)
61/* followed define is not in apicdef.h */
62#define MAX_APIC_VECTOR 256
63#define APIC_VECTORS_PER_REG 32
64
65static bool lapic_timer_advance_dynamic __read_mostly;
66#define LAPIC_TIMER_ADVANCE_ADJUST_MIN 100 /* clock cycles */
67#define LAPIC_TIMER_ADVANCE_ADJUST_MAX 10000 /* clock cycles */
68#define LAPIC_TIMER_ADVANCE_NS_INIT 1000
69#define LAPIC_TIMER_ADVANCE_NS_MAX 5000
70/* step-by-step approximation to mitigate fluctuation */
71#define LAPIC_TIMER_ADVANCE_ADJUST_STEP 8
72static int kvm_lapic_msr_read(struct kvm_lapic *apic, u32 reg, u64 *data);
73static int kvm_lapic_msr_write(struct kvm_lapic *apic, u32 reg, u64 data);
74
75static inline void __kvm_lapic_set_reg(char *regs, int reg_off, u32 val)
76{
77 *((u32 *) (regs + reg_off)) = val;
78}
79
80static inline void kvm_lapic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val)
81{
82 __kvm_lapic_set_reg(apic->regs, reg_off, val);
83}
84
85static __always_inline u64 __kvm_lapic_get_reg64(char *regs, int reg)
86{
87 BUILD_BUG_ON(reg != APIC_ICR);
88 return *((u64 *) (regs + reg));
89}
90
91static __always_inline u64 kvm_lapic_get_reg64(struct kvm_lapic *apic, int reg)
92{
93 return __kvm_lapic_get_reg64(apic->regs, reg);
94}
95
96static __always_inline void __kvm_lapic_set_reg64(char *regs, int reg, u64 val)
97{
98 BUILD_BUG_ON(reg != APIC_ICR);
99 *((u64 *) (regs + reg)) = val;
100}
101
102static __always_inline void kvm_lapic_set_reg64(struct kvm_lapic *apic,
103 int reg, u64 val)
104{
105 __kvm_lapic_set_reg64(apic->regs, reg, val);
106}
107
108static inline int apic_test_vector(int vec, void *bitmap)
109{
110 return test_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
111}
112
113bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector)
114{
115 struct kvm_lapic *apic = vcpu->arch.apic;
116
117 return apic_test_vector(vector, apic->regs + APIC_ISR) ||
118 apic_test_vector(vector, apic->regs + APIC_IRR);
119}
120
121static inline int __apic_test_and_set_vector(int vec, void *bitmap)
122{
123 return __test_and_set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
124}
125
126static inline int __apic_test_and_clear_vector(int vec, void *bitmap)
127{
128 return __test_and_clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
129}
130
131__read_mostly DEFINE_STATIC_KEY_DEFERRED_FALSE(apic_hw_disabled, HZ);
132__read_mostly DEFINE_STATIC_KEY_DEFERRED_FALSE(apic_sw_disabled, HZ);
133
134static inline int apic_enabled(struct kvm_lapic *apic)
135{
136 return kvm_apic_sw_enabled(apic) && kvm_apic_hw_enabled(apic);
137}
138
139#define LVT_MASK \
140 (APIC_LVT_MASKED | APIC_SEND_PENDING | APIC_VECTOR_MASK)
141
142#define LINT_MASK \
143 (LVT_MASK | APIC_MODE_MASK | APIC_INPUT_POLARITY | \
144 APIC_LVT_REMOTE_IRR | APIC_LVT_LEVEL_TRIGGER)
145
146static inline u32 kvm_x2apic_id(struct kvm_lapic *apic)
147{
148 return apic->vcpu->vcpu_id;
149}
150
151static bool kvm_can_post_timer_interrupt(struct kvm_vcpu *vcpu)
152{
153 return pi_inject_timer && kvm_vcpu_apicv_active(vcpu) &&
154 (kvm_mwait_in_guest(vcpu->kvm) || kvm_hlt_in_guest(vcpu->kvm));
155}
156
157bool kvm_can_use_hv_timer(struct kvm_vcpu *vcpu)
158{
159 return kvm_x86_ops.set_hv_timer
160 && !(kvm_mwait_in_guest(vcpu->kvm) ||
161 kvm_can_post_timer_interrupt(vcpu));
162}
163
164static bool kvm_use_posted_timer_interrupt(struct kvm_vcpu *vcpu)
165{
166 return kvm_can_post_timer_interrupt(vcpu) && vcpu->mode == IN_GUEST_MODE;
167}
168
169static inline bool kvm_apic_map_get_logical_dest(struct kvm_apic_map *map,
170 u32 dest_id, struct kvm_lapic ***cluster, u16 *mask) {
171 switch (map->mode) {
172 case KVM_APIC_MODE_X2APIC: {
173 u32 offset = (dest_id >> 16) * 16;
174 u32 max_apic_id = map->max_apic_id;
175
176 if (offset <= max_apic_id) {
177 u8 cluster_size = min(max_apic_id - offset + 1, 16U);
178
179 offset = array_index_nospec(offset, map->max_apic_id + 1);
180 *cluster = &map->phys_map[offset];
181 *mask = dest_id & (0xffff >> (16 - cluster_size));
182 } else {
183 *mask = 0;
184 }
185
186 return true;
187 }
188 case KVM_APIC_MODE_XAPIC_FLAT:
189 *cluster = map->xapic_flat_map;
190 *mask = dest_id & 0xff;
191 return true;
192 case KVM_APIC_MODE_XAPIC_CLUSTER:
193 *cluster = map->xapic_cluster_map[(dest_id >> 4) & 0xf];
194 *mask = dest_id & 0xf;
195 return true;
196 default:
197 /* Not optimized. */
198 return false;
199 }
200}
201
202static void kvm_apic_map_free(struct rcu_head *rcu)
203{
204 struct kvm_apic_map *map = container_of(rcu, struct kvm_apic_map, rcu);
205
206 kvfree(map);
207}
208
209/*
210 * CLEAN -> DIRTY and UPDATE_IN_PROGRESS -> DIRTY changes happen without a lock.
211 *
212 * DIRTY -> UPDATE_IN_PROGRESS and UPDATE_IN_PROGRESS -> CLEAN happen with
213 * apic_map_lock_held.
214 */
215enum {
216 CLEAN,
217 UPDATE_IN_PROGRESS,
218 DIRTY
219};
220
221void kvm_recalculate_apic_map(struct kvm *kvm)
222{
223 struct kvm_apic_map *new, *old = NULL;
224 struct kvm_vcpu *vcpu;
225 unsigned long i;
226 u32 max_id = 255; /* enough space for any xAPIC ID */
227
228 /* Read kvm->arch.apic_map_dirty before kvm->arch.apic_map. */
229 if (atomic_read_acquire(&kvm->arch.apic_map_dirty) == CLEAN)
230 return;
231
232 WARN_ONCE(!irqchip_in_kernel(kvm),
233 "Dirty APIC map without an in-kernel local APIC");
234
235 mutex_lock(&kvm->arch.apic_map_lock);
236 /*
237 * Read kvm->arch.apic_map_dirty before kvm->arch.apic_map
238 * (if clean) or the APIC registers (if dirty).
239 */
240 if (atomic_cmpxchg_acquire(&kvm->arch.apic_map_dirty,
241 DIRTY, UPDATE_IN_PROGRESS) == CLEAN) {
242 /* Someone else has updated the map. */
243 mutex_unlock(&kvm->arch.apic_map_lock);
244 return;
245 }
246
247 kvm_for_each_vcpu(i, vcpu, kvm)
248 if (kvm_apic_present(vcpu))
249 max_id = max(max_id, kvm_x2apic_id(vcpu->arch.apic));
250
251 new = kvzalloc(sizeof(struct kvm_apic_map) +
252 sizeof(struct kvm_lapic *) * ((u64)max_id + 1),
253 GFP_KERNEL_ACCOUNT);
254
255 if (!new)
256 goto out;
257
258 new->max_apic_id = max_id;
259
260 kvm_for_each_vcpu(i, vcpu, kvm) {
261 struct kvm_lapic *apic = vcpu->arch.apic;
262 struct kvm_lapic **cluster;
263 u16 mask;
264 u32 ldr;
265 u8 xapic_id;
266 u32 x2apic_id;
267
268 if (!kvm_apic_present(vcpu))
269 continue;
270
271 xapic_id = kvm_xapic_id(apic);
272 x2apic_id = kvm_x2apic_id(apic);
273
274 /* Hotplug hack: see kvm_apic_match_physical_addr(), ... */
275 if ((apic_x2apic_mode(apic) || x2apic_id > 0xff) &&
276 x2apic_id <= new->max_apic_id)
277 new->phys_map[x2apic_id] = apic;
278 /*
279 * ... xAPIC ID of VCPUs with APIC ID > 0xff will wrap-around,
280 * prevent them from masking VCPUs with APIC ID <= 0xff.
281 */
282 if (!apic_x2apic_mode(apic) && !new->phys_map[xapic_id])
283 new->phys_map[xapic_id] = apic;
284
285 if (!kvm_apic_sw_enabled(apic))
286 continue;
287
288 ldr = kvm_lapic_get_reg(apic, APIC_LDR);
289
290 if (apic_x2apic_mode(apic)) {
291 new->mode |= KVM_APIC_MODE_X2APIC;
292 } else if (ldr) {
293 ldr = GET_APIC_LOGICAL_ID(ldr);
294 if (kvm_lapic_get_reg(apic, APIC_DFR) == APIC_DFR_FLAT)
295 new->mode |= KVM_APIC_MODE_XAPIC_FLAT;
296 else
297 new->mode |= KVM_APIC_MODE_XAPIC_CLUSTER;
298 }
299
300 if (!kvm_apic_map_get_logical_dest(new, ldr, &cluster, &mask))
301 continue;
302
303 if (mask)
304 cluster[ffs(mask) - 1] = apic;
305 }
306out:
307 old = rcu_dereference_protected(kvm->arch.apic_map,
308 lockdep_is_held(&kvm->arch.apic_map_lock));
309 rcu_assign_pointer(kvm->arch.apic_map, new);
310 /*
311 * Write kvm->arch.apic_map before clearing apic->apic_map_dirty.
312 * If another update has come in, leave it DIRTY.
313 */
314 atomic_cmpxchg_release(&kvm->arch.apic_map_dirty,
315 UPDATE_IN_PROGRESS, CLEAN);
316 mutex_unlock(&kvm->arch.apic_map_lock);
317
318 if (old)
319 call_rcu(&old->rcu, kvm_apic_map_free);
320
321 kvm_make_scan_ioapic_request(kvm);
322}
323
324static inline void apic_set_spiv(struct kvm_lapic *apic, u32 val)
325{
326 bool enabled = val & APIC_SPIV_APIC_ENABLED;
327
328 kvm_lapic_set_reg(apic, APIC_SPIV, val);
329
330 if (enabled != apic->sw_enabled) {
331 apic->sw_enabled = enabled;
332 if (enabled)
333 static_branch_slow_dec_deferred(&apic_sw_disabled);
334 else
335 static_branch_inc(&apic_sw_disabled.key);
336
337 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
338 }
339
340 /* Check if there are APF page ready requests pending */
341 if (enabled)
342 kvm_make_request(KVM_REQ_APF_READY, apic->vcpu);
343}
344
345static inline void kvm_apic_set_xapic_id(struct kvm_lapic *apic, u8 id)
346{
347 kvm_lapic_set_reg(apic, APIC_ID, id << 24);
348 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
349}
350
351static inline void kvm_apic_set_ldr(struct kvm_lapic *apic, u32 id)
352{
353 kvm_lapic_set_reg(apic, APIC_LDR, id);
354 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
355}
356
357static inline void kvm_apic_set_dfr(struct kvm_lapic *apic, u32 val)
358{
359 kvm_lapic_set_reg(apic, APIC_DFR, val);
360 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
361}
362
363static inline u32 kvm_apic_calc_x2apic_ldr(u32 id)
364{
365 return ((id >> 4) << 16) | (1 << (id & 0xf));
366}
367
368static inline void kvm_apic_set_x2apic_id(struct kvm_lapic *apic, u32 id)
369{
370 u32 ldr = kvm_apic_calc_x2apic_ldr(id);
371
372 WARN_ON_ONCE(id != apic->vcpu->vcpu_id);
373
374 kvm_lapic_set_reg(apic, APIC_ID, id);
375 kvm_lapic_set_reg(apic, APIC_LDR, ldr);
376 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
377}
378
379static inline int apic_lvt_enabled(struct kvm_lapic *apic, int lvt_type)
380{
381 return !(kvm_lapic_get_reg(apic, lvt_type) & APIC_LVT_MASKED);
382}
383
384static inline int apic_lvtt_oneshot(struct kvm_lapic *apic)
385{
386 return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_ONESHOT;
387}
388
389static inline int apic_lvtt_period(struct kvm_lapic *apic)
390{
391 return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_PERIODIC;
392}
393
394static inline int apic_lvtt_tscdeadline(struct kvm_lapic *apic)
395{
396 return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_TSCDEADLINE;
397}
398
399static inline int apic_lvt_nmi_mode(u32 lvt_val)
400{
401 return (lvt_val & (APIC_MODE_MASK | APIC_LVT_MASKED)) == APIC_DM_NMI;
402}
403
404static inline bool kvm_lapic_lvt_supported(struct kvm_lapic *apic, int lvt_index)
405{
406 return apic->nr_lvt_entries > lvt_index;
407}
408
409static inline int kvm_apic_calc_nr_lvt_entries(struct kvm_vcpu *vcpu)
410{
411 return KVM_APIC_MAX_NR_LVT_ENTRIES - !(vcpu->arch.mcg_cap & MCG_CMCI_P);
412}
413
414void kvm_apic_set_version(struct kvm_vcpu *vcpu)
415{
416 struct kvm_lapic *apic = vcpu->arch.apic;
417 u32 v = 0;
418
419 if (!lapic_in_kernel(vcpu))
420 return;
421
422 v = APIC_VERSION | ((apic->nr_lvt_entries - 1) << 16);
423
424 /*
425 * KVM emulates 82093AA datasheet (with in-kernel IOAPIC implementation)
426 * which doesn't have EOI register; Some buggy OSes (e.g. Windows with
427 * Hyper-V role) disable EOI broadcast in lapic not checking for IOAPIC
428 * version first and level-triggered interrupts never get EOIed in
429 * IOAPIC.
430 */
431 if (guest_cpuid_has(vcpu, X86_FEATURE_X2APIC) &&
432 !ioapic_in_kernel(vcpu->kvm))
433 v |= APIC_LVR_DIRECTED_EOI;
434 kvm_lapic_set_reg(apic, APIC_LVR, v);
435}
436
437void kvm_apic_after_set_mcg_cap(struct kvm_vcpu *vcpu)
438{
439 int nr_lvt_entries = kvm_apic_calc_nr_lvt_entries(vcpu);
440 struct kvm_lapic *apic = vcpu->arch.apic;
441 int i;
442
443 if (!lapic_in_kernel(vcpu) || nr_lvt_entries == apic->nr_lvt_entries)
444 return;
445
446 /* Initialize/mask any "new" LVT entries. */
447 for (i = apic->nr_lvt_entries; i < nr_lvt_entries; i++)
448 kvm_lapic_set_reg(apic, APIC_LVTx(i), APIC_LVT_MASKED);
449
450 apic->nr_lvt_entries = nr_lvt_entries;
451
452 /* The number of LVT entries is reflected in the version register. */
453 kvm_apic_set_version(vcpu);
454}
455
456static const unsigned int apic_lvt_mask[KVM_APIC_MAX_NR_LVT_ENTRIES] = {
457 [LVT_TIMER] = LVT_MASK, /* timer mode mask added at runtime */
458 [LVT_THERMAL_MONITOR] = LVT_MASK | APIC_MODE_MASK,
459 [LVT_PERFORMANCE_COUNTER] = LVT_MASK | APIC_MODE_MASK,
460 [LVT_LINT0] = LINT_MASK,
461 [LVT_LINT1] = LINT_MASK,
462 [LVT_ERROR] = LVT_MASK,
463 [LVT_CMCI] = LVT_MASK | APIC_MODE_MASK
464};
465
466static int find_highest_vector(void *bitmap)
467{
468 int vec;
469 u32 *reg;
470
471 for (vec = MAX_APIC_VECTOR - APIC_VECTORS_PER_REG;
472 vec >= 0; vec -= APIC_VECTORS_PER_REG) {
473 reg = bitmap + REG_POS(vec);
474 if (*reg)
475 return __fls(*reg) + vec;
476 }
477
478 return -1;
479}
480
481static u8 count_vectors(void *bitmap)
482{
483 int vec;
484 u32 *reg;
485 u8 count = 0;
486
487 for (vec = 0; vec < MAX_APIC_VECTOR; vec += APIC_VECTORS_PER_REG) {
488 reg = bitmap + REG_POS(vec);
489 count += hweight32(*reg);
490 }
491
492 return count;
493}
494
495bool __kvm_apic_update_irr(u32 *pir, void *regs, int *max_irr)
496{
497 u32 i, vec;
498 u32 pir_val, irr_val, prev_irr_val;
499 int max_updated_irr;
500
501 max_updated_irr = -1;
502 *max_irr = -1;
503
504 for (i = vec = 0; i <= 7; i++, vec += 32) {
505 pir_val = READ_ONCE(pir[i]);
506 irr_val = *((u32 *)(regs + APIC_IRR + i * 0x10));
507 if (pir_val) {
508 prev_irr_val = irr_val;
509 irr_val |= xchg(&pir[i], 0);
510 *((u32 *)(regs + APIC_IRR + i * 0x10)) = irr_val;
511 if (prev_irr_val != irr_val) {
512 max_updated_irr =
513 __fls(irr_val ^ prev_irr_val) + vec;
514 }
515 }
516 if (irr_val)
517 *max_irr = __fls(irr_val) + vec;
518 }
519
520 return ((max_updated_irr != -1) &&
521 (max_updated_irr == *max_irr));
522}
523EXPORT_SYMBOL_GPL(__kvm_apic_update_irr);
524
525bool kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir, int *max_irr)
526{
527 struct kvm_lapic *apic = vcpu->arch.apic;
528
529 return __kvm_apic_update_irr(pir, apic->regs, max_irr);
530}
531EXPORT_SYMBOL_GPL(kvm_apic_update_irr);
532
533static inline int apic_search_irr(struct kvm_lapic *apic)
534{
535 return find_highest_vector(apic->regs + APIC_IRR);
536}
537
538static inline int apic_find_highest_irr(struct kvm_lapic *apic)
539{
540 int result;
541
542 /*
543 * Note that irr_pending is just a hint. It will be always
544 * true with virtual interrupt delivery enabled.
545 */
546 if (!apic->irr_pending)
547 return -1;
548
549 result = apic_search_irr(apic);
550 ASSERT(result == -1 || result >= 16);
551
552 return result;
553}
554
555static inline void apic_clear_irr(int vec, struct kvm_lapic *apic)
556{
557 if (unlikely(apic->apicv_active)) {
558 /* need to update RVI */
559 kvm_lapic_clear_vector(vec, apic->regs + APIC_IRR);
560 static_call_cond(kvm_x86_hwapic_irr_update)(apic->vcpu,
561 apic_find_highest_irr(apic));
562 } else {
563 apic->irr_pending = false;
564 kvm_lapic_clear_vector(vec, apic->regs + APIC_IRR);
565 if (apic_search_irr(apic) != -1)
566 apic->irr_pending = true;
567 }
568}
569
570void kvm_apic_clear_irr(struct kvm_vcpu *vcpu, int vec)
571{
572 apic_clear_irr(vec, vcpu->arch.apic);
573}
574EXPORT_SYMBOL_GPL(kvm_apic_clear_irr);
575
576static inline void apic_set_isr(int vec, struct kvm_lapic *apic)
577{
578 if (__apic_test_and_set_vector(vec, apic->regs + APIC_ISR))
579 return;
580
581 /*
582 * With APIC virtualization enabled, all caching is disabled
583 * because the processor can modify ISR under the hood. Instead
584 * just set SVI.
585 */
586 if (unlikely(apic->apicv_active))
587 static_call_cond(kvm_x86_hwapic_isr_update)(vec);
588 else {
589 ++apic->isr_count;
590 BUG_ON(apic->isr_count > MAX_APIC_VECTOR);
591 /*
592 * ISR (in service register) bit is set when injecting an interrupt.
593 * The highest vector is injected. Thus the latest bit set matches
594 * the highest bit in ISR.
595 */
596 apic->highest_isr_cache = vec;
597 }
598}
599
600static inline int apic_find_highest_isr(struct kvm_lapic *apic)
601{
602 int result;
603
604 /*
605 * Note that isr_count is always 1, and highest_isr_cache
606 * is always -1, with APIC virtualization enabled.
607 */
608 if (!apic->isr_count)
609 return -1;
610 if (likely(apic->highest_isr_cache != -1))
611 return apic->highest_isr_cache;
612
613 result = find_highest_vector(apic->regs + APIC_ISR);
614 ASSERT(result == -1 || result >= 16);
615
616 return result;
617}
618
619static inline void apic_clear_isr(int vec, struct kvm_lapic *apic)
620{
621 if (!__apic_test_and_clear_vector(vec, apic->regs + APIC_ISR))
622 return;
623
624 /*
625 * We do get here for APIC virtualization enabled if the guest
626 * uses the Hyper-V APIC enlightenment. In this case we may need
627 * to trigger a new interrupt delivery by writing the SVI field;
628 * on the other hand isr_count and highest_isr_cache are unused
629 * and must be left alone.
630 */
631 if (unlikely(apic->apicv_active))
632 static_call_cond(kvm_x86_hwapic_isr_update)(apic_find_highest_isr(apic));
633 else {
634 --apic->isr_count;
635 BUG_ON(apic->isr_count < 0);
636 apic->highest_isr_cache = -1;
637 }
638}
639
640int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu)
641{
642 /* This may race with setting of irr in __apic_accept_irq() and
643 * value returned may be wrong, but kvm_vcpu_kick() in __apic_accept_irq
644 * will cause vmexit immediately and the value will be recalculated
645 * on the next vmentry.
646 */
647 return apic_find_highest_irr(vcpu->arch.apic);
648}
649EXPORT_SYMBOL_GPL(kvm_lapic_find_highest_irr);
650
651static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
652 int vector, int level, int trig_mode,
653 struct dest_map *dest_map);
654
655int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
656 struct dest_map *dest_map)
657{
658 struct kvm_lapic *apic = vcpu->arch.apic;
659
660 return __apic_accept_irq(apic, irq->delivery_mode, irq->vector,
661 irq->level, irq->trig_mode, dest_map);
662}
663
664static int __pv_send_ipi(unsigned long *ipi_bitmap, struct kvm_apic_map *map,
665 struct kvm_lapic_irq *irq, u32 min)
666{
667 int i, count = 0;
668 struct kvm_vcpu *vcpu;
669
670 if (min > map->max_apic_id)
671 return 0;
672
673 for_each_set_bit(i, ipi_bitmap,
674 min((u32)BITS_PER_LONG, (map->max_apic_id - min + 1))) {
675 if (map->phys_map[min + i]) {
676 vcpu = map->phys_map[min + i]->vcpu;
677 count += kvm_apic_set_irq(vcpu, irq, NULL);
678 }
679 }
680
681 return count;
682}
683
684int kvm_pv_send_ipi(struct kvm *kvm, unsigned long ipi_bitmap_low,
685 unsigned long ipi_bitmap_high, u32 min,
686 unsigned long icr, int op_64_bit)
687{
688 struct kvm_apic_map *map;
689 struct kvm_lapic_irq irq = {0};
690 int cluster_size = op_64_bit ? 64 : 32;
691 int count;
692
693 if (icr & (APIC_DEST_MASK | APIC_SHORT_MASK))
694 return -KVM_EINVAL;
695
696 irq.vector = icr & APIC_VECTOR_MASK;
697 irq.delivery_mode = icr & APIC_MODE_MASK;
698 irq.level = (icr & APIC_INT_ASSERT) != 0;
699 irq.trig_mode = icr & APIC_INT_LEVELTRIG;
700
701 rcu_read_lock();
702 map = rcu_dereference(kvm->arch.apic_map);
703
704 count = -EOPNOTSUPP;
705 if (likely(map)) {
706 count = __pv_send_ipi(&ipi_bitmap_low, map, &irq, min);
707 min += cluster_size;
708 count += __pv_send_ipi(&ipi_bitmap_high, map, &irq, min);
709 }
710
711 rcu_read_unlock();
712 return count;
713}
714
715static int pv_eoi_put_user(struct kvm_vcpu *vcpu, u8 val)
716{
717
718 return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, &val,
719 sizeof(val));
720}
721
722static int pv_eoi_get_user(struct kvm_vcpu *vcpu, u8 *val)
723{
724
725 return kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, val,
726 sizeof(*val));
727}
728
729static inline bool pv_eoi_enabled(struct kvm_vcpu *vcpu)
730{
731 return vcpu->arch.pv_eoi.msr_val & KVM_MSR_ENABLED;
732}
733
734static void pv_eoi_set_pending(struct kvm_vcpu *vcpu)
735{
736 if (pv_eoi_put_user(vcpu, KVM_PV_EOI_ENABLED) < 0)
737 return;
738
739 __set_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);
740}
741
742static bool pv_eoi_test_and_clr_pending(struct kvm_vcpu *vcpu)
743{
744 u8 val;
745
746 if (pv_eoi_get_user(vcpu, &val) < 0)
747 return false;
748
749 val &= KVM_PV_EOI_ENABLED;
750
751 if (val && pv_eoi_put_user(vcpu, KVM_PV_EOI_DISABLED) < 0)
752 return false;
753
754 /*
755 * Clear pending bit in any case: it will be set again on vmentry.
756 * While this might not be ideal from performance point of view,
757 * this makes sure pv eoi is only enabled when we know it's safe.
758 */
759 __clear_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);
760
761 return val;
762}
763
764static int apic_has_interrupt_for_ppr(struct kvm_lapic *apic, u32 ppr)
765{
766 int highest_irr;
767 if (kvm_x86_ops.sync_pir_to_irr)
768 highest_irr = static_call(kvm_x86_sync_pir_to_irr)(apic->vcpu);
769 else
770 highest_irr = apic_find_highest_irr(apic);
771 if (highest_irr == -1 || (highest_irr & 0xF0) <= ppr)
772 return -1;
773 return highest_irr;
774}
775
776static bool __apic_update_ppr(struct kvm_lapic *apic, u32 *new_ppr)
777{
778 u32 tpr, isrv, ppr, old_ppr;
779 int isr;
780
781 old_ppr = kvm_lapic_get_reg(apic, APIC_PROCPRI);
782 tpr = kvm_lapic_get_reg(apic, APIC_TASKPRI);
783 isr = apic_find_highest_isr(apic);
784 isrv = (isr != -1) ? isr : 0;
785
786 if ((tpr & 0xf0) >= (isrv & 0xf0))
787 ppr = tpr & 0xff;
788 else
789 ppr = isrv & 0xf0;
790
791 *new_ppr = ppr;
792 if (old_ppr != ppr)
793 kvm_lapic_set_reg(apic, APIC_PROCPRI, ppr);
794
795 return ppr < old_ppr;
796}
797
798static void apic_update_ppr(struct kvm_lapic *apic)
799{
800 u32 ppr;
801
802 if (__apic_update_ppr(apic, &ppr) &&
803 apic_has_interrupt_for_ppr(apic, ppr) != -1)
804 kvm_make_request(KVM_REQ_EVENT, apic->vcpu);
805}
806
807void kvm_apic_update_ppr(struct kvm_vcpu *vcpu)
808{
809 apic_update_ppr(vcpu->arch.apic);
810}
811EXPORT_SYMBOL_GPL(kvm_apic_update_ppr);
812
813static void apic_set_tpr(struct kvm_lapic *apic, u32 tpr)
814{
815 kvm_lapic_set_reg(apic, APIC_TASKPRI, tpr);
816 apic_update_ppr(apic);
817}
818
819static bool kvm_apic_broadcast(struct kvm_lapic *apic, u32 mda)
820{
821 return mda == (apic_x2apic_mode(apic) ?
822 X2APIC_BROADCAST : APIC_BROADCAST);
823}
824
825static bool kvm_apic_match_physical_addr(struct kvm_lapic *apic, u32 mda)
826{
827 if (kvm_apic_broadcast(apic, mda))
828 return true;
829
830 /*
831 * Hotplug hack: Accept interrupts for vCPUs in xAPIC mode as if they
832 * were in x2APIC mode if the target APIC ID can't be encoded as an
833 * xAPIC ID. This allows unique addressing of hotplugged vCPUs (which
834 * start in xAPIC mode) with an APIC ID that is unaddressable in xAPIC
835 * mode. Match the x2APIC ID if and only if the target APIC ID can't
836 * be encoded in xAPIC to avoid spurious matches against a vCPU that
837 * changed its (addressable) xAPIC ID (which is writable).
838 */
839 if (apic_x2apic_mode(apic) || mda > 0xff)
840 return mda == kvm_x2apic_id(apic);
841
842 return mda == kvm_xapic_id(apic);
843}
844
845static bool kvm_apic_match_logical_addr(struct kvm_lapic *apic, u32 mda)
846{
847 u32 logical_id;
848
849 if (kvm_apic_broadcast(apic, mda))
850 return true;
851
852 logical_id = kvm_lapic_get_reg(apic, APIC_LDR);
853
854 if (apic_x2apic_mode(apic))
855 return ((logical_id >> 16) == (mda >> 16))
856 && (logical_id & mda & 0xffff) != 0;
857
858 logical_id = GET_APIC_LOGICAL_ID(logical_id);
859
860 switch (kvm_lapic_get_reg(apic, APIC_DFR)) {
861 case APIC_DFR_FLAT:
862 return (logical_id & mda) != 0;
863 case APIC_DFR_CLUSTER:
864 return ((logical_id >> 4) == (mda >> 4))
865 && (logical_id & mda & 0xf) != 0;
866 default:
867 return false;
868 }
869}
870
871/* The KVM local APIC implementation has two quirks:
872 *
873 * - Real hardware delivers interrupts destined to x2APIC ID > 0xff to LAPICs
874 * in xAPIC mode if the "destination & 0xff" matches its xAPIC ID.
875 * KVM doesn't do that aliasing.
876 *
877 * - in-kernel IOAPIC messages have to be delivered directly to
878 * x2APIC, because the kernel does not support interrupt remapping.
879 * In order to support broadcast without interrupt remapping, x2APIC
880 * rewrites the destination of non-IPI messages from APIC_BROADCAST
881 * to X2APIC_BROADCAST.
882 *
883 * The broadcast quirk can be disabled with KVM_CAP_X2APIC_API. This is
884 * important when userspace wants to use x2APIC-format MSIs, because
885 * APIC_BROADCAST (0xff) is a legal route for "cluster 0, CPUs 0-7".
886 */
887static u32 kvm_apic_mda(struct kvm_vcpu *vcpu, unsigned int dest_id,
888 struct kvm_lapic *source, struct kvm_lapic *target)
889{
890 bool ipi = source != NULL;
891
892 if (!vcpu->kvm->arch.x2apic_broadcast_quirk_disabled &&
893 !ipi && dest_id == APIC_BROADCAST && apic_x2apic_mode(target))
894 return X2APIC_BROADCAST;
895
896 return dest_id;
897}
898
899bool kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source,
900 int shorthand, unsigned int dest, int dest_mode)
901{
902 struct kvm_lapic *target = vcpu->arch.apic;
903 u32 mda = kvm_apic_mda(vcpu, dest, source, target);
904
905 ASSERT(target);
906 switch (shorthand) {
907 case APIC_DEST_NOSHORT:
908 if (dest_mode == APIC_DEST_PHYSICAL)
909 return kvm_apic_match_physical_addr(target, mda);
910 else
911 return kvm_apic_match_logical_addr(target, mda);
912 case APIC_DEST_SELF:
913 return target == source;
914 case APIC_DEST_ALLINC:
915 return true;
916 case APIC_DEST_ALLBUT:
917 return target != source;
918 default:
919 return false;
920 }
921}
922EXPORT_SYMBOL_GPL(kvm_apic_match_dest);
923
924int kvm_vector_to_index(u32 vector, u32 dest_vcpus,
925 const unsigned long *bitmap, u32 bitmap_size)
926{
927 u32 mod;
928 int i, idx = -1;
929
930 mod = vector % dest_vcpus;
931
932 for (i = 0; i <= mod; i++) {
933 idx = find_next_bit(bitmap, bitmap_size, idx + 1);
934 BUG_ON(idx == bitmap_size);
935 }
936
937 return idx;
938}
939
940static void kvm_apic_disabled_lapic_found(struct kvm *kvm)
941{
942 if (!kvm->arch.disabled_lapic_found) {
943 kvm->arch.disabled_lapic_found = true;
944 printk(KERN_INFO
945 "Disabled LAPIC found during irq injection\n");
946 }
947}
948
949static bool kvm_apic_is_broadcast_dest(struct kvm *kvm, struct kvm_lapic **src,
950 struct kvm_lapic_irq *irq, struct kvm_apic_map *map)
951{
952 if (kvm->arch.x2apic_broadcast_quirk_disabled) {
953 if ((irq->dest_id == APIC_BROADCAST &&
954 map->mode != KVM_APIC_MODE_X2APIC))
955 return true;
956 if (irq->dest_id == X2APIC_BROADCAST)
957 return true;
958 } else {
959 bool x2apic_ipi = src && *src && apic_x2apic_mode(*src);
960 if (irq->dest_id == (x2apic_ipi ?
961 X2APIC_BROADCAST : APIC_BROADCAST))
962 return true;
963 }
964
965 return false;
966}
967
968/* Return true if the interrupt can be handled by using *bitmap as index mask
969 * for valid destinations in *dst array.
970 * Return false if kvm_apic_map_get_dest_lapic did nothing useful.
971 * Note: we may have zero kvm_lapic destinations when we return true, which
972 * means that the interrupt should be dropped. In this case, *bitmap would be
973 * zero and *dst undefined.
974 */
975static inline bool kvm_apic_map_get_dest_lapic(struct kvm *kvm,
976 struct kvm_lapic **src, struct kvm_lapic_irq *irq,
977 struct kvm_apic_map *map, struct kvm_lapic ***dst,
978 unsigned long *bitmap)
979{
980 int i, lowest;
981
982 if (irq->shorthand == APIC_DEST_SELF && src) {
983 *dst = src;
984 *bitmap = 1;
985 return true;
986 } else if (irq->shorthand)
987 return false;
988
989 if (!map || kvm_apic_is_broadcast_dest(kvm, src, irq, map))
990 return false;
991
992 if (irq->dest_mode == APIC_DEST_PHYSICAL) {
993 if (irq->dest_id > map->max_apic_id) {
994 *bitmap = 0;
995 } else {
996 u32 dest_id = array_index_nospec(irq->dest_id, map->max_apic_id + 1);
997 *dst = &map->phys_map[dest_id];
998 *bitmap = 1;
999 }
1000 return true;
1001 }
1002
1003 *bitmap = 0;
1004 if (!kvm_apic_map_get_logical_dest(map, irq->dest_id, dst,
1005 (u16 *)bitmap))
1006 return false;
1007
1008 if (!kvm_lowest_prio_delivery(irq))
1009 return true;
1010
1011 if (!kvm_vector_hashing_enabled()) {
1012 lowest = -1;
1013 for_each_set_bit(i, bitmap, 16) {
1014 if (!(*dst)[i])
1015 continue;
1016 if (lowest < 0)
1017 lowest = i;
1018 else if (kvm_apic_compare_prio((*dst)[i]->vcpu,
1019 (*dst)[lowest]->vcpu) < 0)
1020 lowest = i;
1021 }
1022 } else {
1023 if (!*bitmap)
1024 return true;
1025
1026 lowest = kvm_vector_to_index(irq->vector, hweight16(*bitmap),
1027 bitmap, 16);
1028
1029 if (!(*dst)[lowest]) {
1030 kvm_apic_disabled_lapic_found(kvm);
1031 *bitmap = 0;
1032 return true;
1033 }
1034 }
1035
1036 *bitmap = (lowest >= 0) ? 1 << lowest : 0;
1037
1038 return true;
1039}
1040
1041bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
1042 struct kvm_lapic_irq *irq, int *r, struct dest_map *dest_map)
1043{
1044 struct kvm_apic_map *map;
1045 unsigned long bitmap;
1046 struct kvm_lapic **dst = NULL;
1047 int i;
1048 bool ret;
1049
1050 *r = -1;
1051
1052 if (irq->shorthand == APIC_DEST_SELF) {
1053 if (KVM_BUG_ON(!src, kvm)) {
1054 *r = 0;
1055 return true;
1056 }
1057 *r = kvm_apic_set_irq(src->vcpu, irq, dest_map);
1058 return true;
1059 }
1060
1061 rcu_read_lock();
1062 map = rcu_dereference(kvm->arch.apic_map);
1063
1064 ret = kvm_apic_map_get_dest_lapic(kvm, &src, irq, map, &dst, &bitmap);
1065 if (ret) {
1066 *r = 0;
1067 for_each_set_bit(i, &bitmap, 16) {
1068 if (!dst[i])
1069 continue;
1070 *r += kvm_apic_set_irq(dst[i]->vcpu, irq, dest_map);
1071 }
1072 }
1073
1074 rcu_read_unlock();
1075 return ret;
1076}
1077
1078/*
1079 * This routine tries to handle interrupts in posted mode, here is how
1080 * it deals with different cases:
1081 * - For single-destination interrupts, handle it in posted mode
1082 * - Else if vector hashing is enabled and it is a lowest-priority
1083 * interrupt, handle it in posted mode and use the following mechanism
1084 * to find the destination vCPU.
1085 * 1. For lowest-priority interrupts, store all the possible
1086 * destination vCPUs in an array.
1087 * 2. Use "guest vector % max number of destination vCPUs" to find
1088 * the right destination vCPU in the array for the lowest-priority
1089 * interrupt.
1090 * - Otherwise, use remapped mode to inject the interrupt.
1091 */
1092bool kvm_intr_is_single_vcpu_fast(struct kvm *kvm, struct kvm_lapic_irq *irq,
1093 struct kvm_vcpu **dest_vcpu)
1094{
1095 struct kvm_apic_map *map;
1096 unsigned long bitmap;
1097 struct kvm_lapic **dst = NULL;
1098 bool ret = false;
1099
1100 if (irq->shorthand)
1101 return false;
1102
1103 rcu_read_lock();
1104 map = rcu_dereference(kvm->arch.apic_map);
1105
1106 if (kvm_apic_map_get_dest_lapic(kvm, NULL, irq, map, &dst, &bitmap) &&
1107 hweight16(bitmap) == 1) {
1108 unsigned long i = find_first_bit(&bitmap, 16);
1109
1110 if (dst[i]) {
1111 *dest_vcpu = dst[i]->vcpu;
1112 ret = true;
1113 }
1114 }
1115
1116 rcu_read_unlock();
1117 return ret;
1118}
1119
1120/*
1121 * Add a pending IRQ into lapic.
1122 * Return 1 if successfully added and 0 if discarded.
1123 */
1124static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
1125 int vector, int level, int trig_mode,
1126 struct dest_map *dest_map)
1127{
1128 int result = 0;
1129 struct kvm_vcpu *vcpu = apic->vcpu;
1130
1131 trace_kvm_apic_accept_irq(vcpu->vcpu_id, delivery_mode,
1132 trig_mode, vector);
1133 switch (delivery_mode) {
1134 case APIC_DM_LOWEST:
1135 vcpu->arch.apic_arb_prio++;
1136 fallthrough;
1137 case APIC_DM_FIXED:
1138 if (unlikely(trig_mode && !level))
1139 break;
1140
1141 /* FIXME add logic for vcpu on reset */
1142 if (unlikely(!apic_enabled(apic)))
1143 break;
1144
1145 result = 1;
1146
1147 if (dest_map) {
1148 __set_bit(vcpu->vcpu_id, dest_map->map);
1149 dest_map->vectors[vcpu->vcpu_id] = vector;
1150 }
1151
1152 if (apic_test_vector(vector, apic->regs + APIC_TMR) != !!trig_mode) {
1153 if (trig_mode)
1154 kvm_lapic_set_vector(vector,
1155 apic->regs + APIC_TMR);
1156 else
1157 kvm_lapic_clear_vector(vector,
1158 apic->regs + APIC_TMR);
1159 }
1160
1161 static_call(kvm_x86_deliver_interrupt)(apic, delivery_mode,
1162 trig_mode, vector);
1163 break;
1164
1165 case APIC_DM_REMRD:
1166 result = 1;
1167 vcpu->arch.pv.pv_unhalted = 1;
1168 kvm_make_request(KVM_REQ_EVENT, vcpu);
1169 kvm_vcpu_kick(vcpu);
1170 break;
1171
1172 case APIC_DM_SMI:
1173 if (!kvm_inject_smi(vcpu)) {
1174 kvm_vcpu_kick(vcpu);
1175 result = 1;
1176 }
1177 break;
1178
1179 case APIC_DM_NMI:
1180 result = 1;
1181 kvm_inject_nmi(vcpu);
1182 kvm_vcpu_kick(vcpu);
1183 break;
1184
1185 case APIC_DM_INIT:
1186 if (!trig_mode || level) {
1187 result = 1;
1188 /* assumes that there are only KVM_APIC_INIT/SIPI */
1189 apic->pending_events = (1UL << KVM_APIC_INIT);
1190 kvm_make_request(KVM_REQ_EVENT, vcpu);
1191 kvm_vcpu_kick(vcpu);
1192 }
1193 break;
1194
1195 case APIC_DM_STARTUP:
1196 result = 1;
1197 apic->sipi_vector = vector;
1198 /* make sure sipi_vector is visible for the receiver */
1199 smp_wmb();
1200 set_bit(KVM_APIC_SIPI, &apic->pending_events);
1201 kvm_make_request(KVM_REQ_EVENT, vcpu);
1202 kvm_vcpu_kick(vcpu);
1203 break;
1204
1205 case APIC_DM_EXTINT:
1206 /*
1207 * Should only be called by kvm_apic_local_deliver() with LVT0,
1208 * before NMI watchdog was enabled. Already handled by
1209 * kvm_apic_accept_pic_intr().
1210 */
1211 break;
1212
1213 default:
1214 printk(KERN_ERR "TODO: unsupported delivery mode %x\n",
1215 delivery_mode);
1216 break;
1217 }
1218 return result;
1219}
1220
1221/*
1222 * This routine identifies the destination vcpus mask meant to receive the
1223 * IOAPIC interrupts. It either uses kvm_apic_map_get_dest_lapic() to find
1224 * out the destination vcpus array and set the bitmap or it traverses to
1225 * each available vcpu to identify the same.
1226 */
1227void kvm_bitmap_or_dest_vcpus(struct kvm *kvm, struct kvm_lapic_irq *irq,
1228 unsigned long *vcpu_bitmap)
1229{
1230 struct kvm_lapic **dest_vcpu = NULL;
1231 struct kvm_lapic *src = NULL;
1232 struct kvm_apic_map *map;
1233 struct kvm_vcpu *vcpu;
1234 unsigned long bitmap, i;
1235 int vcpu_idx;
1236 bool ret;
1237
1238 rcu_read_lock();
1239 map = rcu_dereference(kvm->arch.apic_map);
1240
1241 ret = kvm_apic_map_get_dest_lapic(kvm, &src, irq, map, &dest_vcpu,
1242 &bitmap);
1243 if (ret) {
1244 for_each_set_bit(i, &bitmap, 16) {
1245 if (!dest_vcpu[i])
1246 continue;
1247 vcpu_idx = dest_vcpu[i]->vcpu->vcpu_idx;
1248 __set_bit(vcpu_idx, vcpu_bitmap);
1249 }
1250 } else {
1251 kvm_for_each_vcpu(i, vcpu, kvm) {
1252 if (!kvm_apic_present(vcpu))
1253 continue;
1254 if (!kvm_apic_match_dest(vcpu, NULL,
1255 irq->shorthand,
1256 irq->dest_id,
1257 irq->dest_mode))
1258 continue;
1259 __set_bit(i, vcpu_bitmap);
1260 }
1261 }
1262 rcu_read_unlock();
1263}
1264
1265int kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2)
1266{
1267 return vcpu1->arch.apic_arb_prio - vcpu2->arch.apic_arb_prio;
1268}
1269
1270static bool kvm_ioapic_handles_vector(struct kvm_lapic *apic, int vector)
1271{
1272 return test_bit(vector, apic->vcpu->arch.ioapic_handled_vectors);
1273}
1274
1275static void kvm_ioapic_send_eoi(struct kvm_lapic *apic, int vector)
1276{
1277 int trigger_mode;
1278
1279 /* Eoi the ioapic only if the ioapic doesn't own the vector. */
1280 if (!kvm_ioapic_handles_vector(apic, vector))
1281 return;
1282
1283 /* Request a KVM exit to inform the userspace IOAPIC. */
1284 if (irqchip_split(apic->vcpu->kvm)) {
1285 apic->vcpu->arch.pending_ioapic_eoi = vector;
1286 kvm_make_request(KVM_REQ_IOAPIC_EOI_EXIT, apic->vcpu);
1287 return;
1288 }
1289
1290 if (apic_test_vector(vector, apic->regs + APIC_TMR))
1291 trigger_mode = IOAPIC_LEVEL_TRIG;
1292 else
1293 trigger_mode = IOAPIC_EDGE_TRIG;
1294
1295 kvm_ioapic_update_eoi(apic->vcpu, vector, trigger_mode);
1296}
1297
1298static int apic_set_eoi(struct kvm_lapic *apic)
1299{
1300 int vector = apic_find_highest_isr(apic);
1301
1302 trace_kvm_eoi(apic, vector);
1303
1304 /*
1305 * Not every write EOI will has corresponding ISR,
1306 * one example is when Kernel check timer on setup_IO_APIC
1307 */
1308 if (vector == -1)
1309 return vector;
1310
1311 apic_clear_isr(vector, apic);
1312 apic_update_ppr(apic);
1313
1314 if (to_hv_vcpu(apic->vcpu) &&
1315 test_bit(vector, to_hv_synic(apic->vcpu)->vec_bitmap))
1316 kvm_hv_synic_send_eoi(apic->vcpu, vector);
1317
1318 kvm_ioapic_send_eoi(apic, vector);
1319 kvm_make_request(KVM_REQ_EVENT, apic->vcpu);
1320 return vector;
1321}
1322
1323/*
1324 * this interface assumes a trap-like exit, which has already finished
1325 * desired side effect including vISR and vPPR update.
1326 */
1327void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector)
1328{
1329 struct kvm_lapic *apic = vcpu->arch.apic;
1330
1331 trace_kvm_eoi(apic, vector);
1332
1333 kvm_ioapic_send_eoi(apic, vector);
1334 kvm_make_request(KVM_REQ_EVENT, apic->vcpu);
1335}
1336EXPORT_SYMBOL_GPL(kvm_apic_set_eoi_accelerated);
1337
1338void kvm_apic_send_ipi(struct kvm_lapic *apic, u32 icr_low, u32 icr_high)
1339{
1340 struct kvm_lapic_irq irq;
1341
1342 /* KVM has no delay and should always clear the BUSY/PENDING flag. */
1343 WARN_ON_ONCE(icr_low & APIC_ICR_BUSY);
1344
1345 irq.vector = icr_low & APIC_VECTOR_MASK;
1346 irq.delivery_mode = icr_low & APIC_MODE_MASK;
1347 irq.dest_mode = icr_low & APIC_DEST_MASK;
1348 irq.level = (icr_low & APIC_INT_ASSERT) != 0;
1349 irq.trig_mode = icr_low & APIC_INT_LEVELTRIG;
1350 irq.shorthand = icr_low & APIC_SHORT_MASK;
1351 irq.msi_redir_hint = false;
1352 if (apic_x2apic_mode(apic))
1353 irq.dest_id = icr_high;
1354 else
1355 irq.dest_id = GET_XAPIC_DEST_FIELD(icr_high);
1356
1357 trace_kvm_apic_ipi(icr_low, irq.dest_id);
1358
1359 kvm_irq_delivery_to_apic(apic->vcpu->kvm, apic, &irq, NULL);
1360}
1361EXPORT_SYMBOL_GPL(kvm_apic_send_ipi);
1362
1363static u32 apic_get_tmcct(struct kvm_lapic *apic)
1364{
1365 ktime_t remaining, now;
1366 s64 ns;
1367 u32 tmcct;
1368
1369 ASSERT(apic != NULL);
1370
1371 /* if initial count is 0, current count should also be 0 */
1372 if (kvm_lapic_get_reg(apic, APIC_TMICT) == 0 ||
1373 apic->lapic_timer.period == 0)
1374 return 0;
1375
1376 now = ktime_get();
1377 remaining = ktime_sub(apic->lapic_timer.target_expiration, now);
1378 if (ktime_to_ns(remaining) < 0)
1379 remaining = 0;
1380
1381 ns = mod_64(ktime_to_ns(remaining), apic->lapic_timer.period);
1382 tmcct = div64_u64(ns,
1383 (APIC_BUS_CYCLE_NS * apic->divide_count));
1384
1385 return tmcct;
1386}
1387
1388static void __report_tpr_access(struct kvm_lapic *apic, bool write)
1389{
1390 struct kvm_vcpu *vcpu = apic->vcpu;
1391 struct kvm_run *run = vcpu->run;
1392
1393 kvm_make_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu);
1394 run->tpr_access.rip = kvm_rip_read(vcpu);
1395 run->tpr_access.is_write = write;
1396}
1397
1398static inline void report_tpr_access(struct kvm_lapic *apic, bool write)
1399{
1400 if (apic->vcpu->arch.tpr_access_reporting)
1401 __report_tpr_access(apic, write);
1402}
1403
1404static u32 __apic_read(struct kvm_lapic *apic, unsigned int offset)
1405{
1406 u32 val = 0;
1407
1408 if (offset >= LAPIC_MMIO_LENGTH)
1409 return 0;
1410
1411 switch (offset) {
1412 case APIC_ARBPRI:
1413 break;
1414
1415 case APIC_TMCCT: /* Timer CCR */
1416 if (apic_lvtt_tscdeadline(apic))
1417 return 0;
1418
1419 val = apic_get_tmcct(apic);
1420 break;
1421 case APIC_PROCPRI:
1422 apic_update_ppr(apic);
1423 val = kvm_lapic_get_reg(apic, offset);
1424 break;
1425 case APIC_TASKPRI:
1426 report_tpr_access(apic, false);
1427 fallthrough;
1428 default:
1429 val = kvm_lapic_get_reg(apic, offset);
1430 break;
1431 }
1432
1433 return val;
1434}
1435
1436static inline struct kvm_lapic *to_lapic(struct kvm_io_device *dev)
1437{
1438 return container_of(dev, struct kvm_lapic, dev);
1439}
1440
1441#define APIC_REG_MASK(reg) (1ull << ((reg) >> 4))
1442#define APIC_REGS_MASK(first, count) \
1443 (APIC_REG_MASK(first) * ((1ull << (count)) - 1))
1444
1445static int kvm_lapic_reg_read(struct kvm_lapic *apic, u32 offset, int len,
1446 void *data)
1447{
1448 unsigned char alignment = offset & 0xf;
1449 u32 result;
1450 /* this bitmask has a bit cleared for each reserved register */
1451 u64 valid_reg_mask =
1452 APIC_REG_MASK(APIC_ID) |
1453 APIC_REG_MASK(APIC_LVR) |
1454 APIC_REG_MASK(APIC_TASKPRI) |
1455 APIC_REG_MASK(APIC_PROCPRI) |
1456 APIC_REG_MASK(APIC_LDR) |
1457 APIC_REG_MASK(APIC_DFR) |
1458 APIC_REG_MASK(APIC_SPIV) |
1459 APIC_REGS_MASK(APIC_ISR, APIC_ISR_NR) |
1460 APIC_REGS_MASK(APIC_TMR, APIC_ISR_NR) |
1461 APIC_REGS_MASK(APIC_IRR, APIC_ISR_NR) |
1462 APIC_REG_MASK(APIC_ESR) |
1463 APIC_REG_MASK(APIC_ICR) |
1464 APIC_REG_MASK(APIC_LVTT) |
1465 APIC_REG_MASK(APIC_LVTTHMR) |
1466 APIC_REG_MASK(APIC_LVTPC) |
1467 APIC_REG_MASK(APIC_LVT0) |
1468 APIC_REG_MASK(APIC_LVT1) |
1469 APIC_REG_MASK(APIC_LVTERR) |
1470 APIC_REG_MASK(APIC_TMICT) |
1471 APIC_REG_MASK(APIC_TMCCT) |
1472 APIC_REG_MASK(APIC_TDCR);
1473
1474 if (kvm_lapic_lvt_supported(apic, LVT_CMCI))
1475 valid_reg_mask |= APIC_REG_MASK(APIC_LVTCMCI);
1476
1477 /*
1478 * ARBPRI and ICR2 are not valid in x2APIC mode. WARN if KVM reads ICR
1479 * in x2APIC mode as it's an 8-byte register in x2APIC and needs to be
1480 * manually handled by the caller.
1481 */
1482 if (!apic_x2apic_mode(apic))
1483 valid_reg_mask |= APIC_REG_MASK(APIC_ARBPRI) |
1484 APIC_REG_MASK(APIC_ICR2);
1485 else
1486 WARN_ON_ONCE(offset == APIC_ICR);
1487
1488 if (alignment + len > 4)
1489 return 1;
1490
1491 if (offset > 0x3f0 || !(valid_reg_mask & APIC_REG_MASK(offset)))
1492 return 1;
1493
1494 result = __apic_read(apic, offset & ~0xf);
1495
1496 trace_kvm_apic_read(offset, result);
1497
1498 switch (len) {
1499 case 1:
1500 case 2:
1501 case 4:
1502 memcpy(data, (char *)&result + alignment, len);
1503 break;
1504 default:
1505 printk(KERN_ERR "Local APIC read with len = %x, "
1506 "should be 1,2, or 4 instead\n", len);
1507 break;
1508 }
1509 return 0;
1510}
1511
1512static int apic_mmio_in_range(struct kvm_lapic *apic, gpa_t addr)
1513{
1514 return addr >= apic->base_address &&
1515 addr < apic->base_address + LAPIC_MMIO_LENGTH;
1516}
1517
1518static int apic_mmio_read(struct kvm_vcpu *vcpu, struct kvm_io_device *this,
1519 gpa_t address, int len, void *data)
1520{
1521 struct kvm_lapic *apic = to_lapic(this);
1522 u32 offset = address - apic->base_address;
1523
1524 if (!apic_mmio_in_range(apic, address))
1525 return -EOPNOTSUPP;
1526
1527 if (!kvm_apic_hw_enabled(apic) || apic_x2apic_mode(apic)) {
1528 if (!kvm_check_has_quirk(vcpu->kvm,
1529 KVM_X86_QUIRK_LAPIC_MMIO_HOLE))
1530 return -EOPNOTSUPP;
1531
1532 memset(data, 0xff, len);
1533 return 0;
1534 }
1535
1536 kvm_lapic_reg_read(apic, offset, len, data);
1537
1538 return 0;
1539}
1540
1541static void update_divide_count(struct kvm_lapic *apic)
1542{
1543 u32 tmp1, tmp2, tdcr;
1544
1545 tdcr = kvm_lapic_get_reg(apic, APIC_TDCR);
1546 tmp1 = tdcr & 0xf;
1547 tmp2 = ((tmp1 & 0x3) | ((tmp1 & 0x8) >> 1)) + 1;
1548 apic->divide_count = 0x1 << (tmp2 & 0x7);
1549}
1550
1551static void limit_periodic_timer_frequency(struct kvm_lapic *apic)
1552{
1553 /*
1554 * Do not allow the guest to program periodic timers with small
1555 * interval, since the hrtimers are not throttled by the host
1556 * scheduler.
1557 */
1558 if (apic_lvtt_period(apic) && apic->lapic_timer.period) {
1559 s64 min_period = min_timer_period_us * 1000LL;
1560
1561 if (apic->lapic_timer.period < min_period) {
1562 pr_info_ratelimited(
1563 "kvm: vcpu %i: requested %lld ns "
1564 "lapic timer period limited to %lld ns\n",
1565 apic->vcpu->vcpu_id,
1566 apic->lapic_timer.period, min_period);
1567 apic->lapic_timer.period = min_period;
1568 }
1569 }
1570}
1571
1572static void cancel_hv_timer(struct kvm_lapic *apic);
1573
1574static void cancel_apic_timer(struct kvm_lapic *apic)
1575{
1576 hrtimer_cancel(&apic->lapic_timer.timer);
1577 preempt_disable();
1578 if (apic->lapic_timer.hv_timer_in_use)
1579 cancel_hv_timer(apic);
1580 preempt_enable();
1581 atomic_set(&apic->lapic_timer.pending, 0);
1582}
1583
1584static void apic_update_lvtt(struct kvm_lapic *apic)
1585{
1586 u32 timer_mode = kvm_lapic_get_reg(apic, APIC_LVTT) &
1587 apic->lapic_timer.timer_mode_mask;
1588
1589 if (apic->lapic_timer.timer_mode != timer_mode) {
1590 if (apic_lvtt_tscdeadline(apic) != (timer_mode ==
1591 APIC_LVT_TIMER_TSCDEADLINE)) {
1592 cancel_apic_timer(apic);
1593 kvm_lapic_set_reg(apic, APIC_TMICT, 0);
1594 apic->lapic_timer.period = 0;
1595 apic->lapic_timer.tscdeadline = 0;
1596 }
1597 apic->lapic_timer.timer_mode = timer_mode;
1598 limit_periodic_timer_frequency(apic);
1599 }
1600}
1601
1602/*
1603 * On APICv, this test will cause a busy wait
1604 * during a higher-priority task.
1605 */
1606
1607static bool lapic_timer_int_injected(struct kvm_vcpu *vcpu)
1608{
1609 struct kvm_lapic *apic = vcpu->arch.apic;
1610 u32 reg = kvm_lapic_get_reg(apic, APIC_LVTT);
1611
1612 if (kvm_apic_hw_enabled(apic)) {
1613 int vec = reg & APIC_VECTOR_MASK;
1614 void *bitmap = apic->regs + APIC_ISR;
1615
1616 if (apic->apicv_active)
1617 bitmap = apic->regs + APIC_IRR;
1618
1619 if (apic_test_vector(vec, bitmap))
1620 return true;
1621 }
1622 return false;
1623}
1624
1625static inline void __wait_lapic_expire(struct kvm_vcpu *vcpu, u64 guest_cycles)
1626{
1627 u64 timer_advance_ns = vcpu->arch.apic->lapic_timer.timer_advance_ns;
1628
1629 /*
1630 * If the guest TSC is running at a different ratio than the host, then
1631 * convert the delay to nanoseconds to achieve an accurate delay. Note
1632 * that __delay() uses delay_tsc whenever the hardware has TSC, thus
1633 * always for VMX enabled hardware.
1634 */
1635 if (vcpu->arch.tsc_scaling_ratio == kvm_caps.default_tsc_scaling_ratio) {
1636 __delay(min(guest_cycles,
1637 nsec_to_cycles(vcpu, timer_advance_ns)));
1638 } else {
1639 u64 delay_ns = guest_cycles * 1000000ULL;
1640 do_div(delay_ns, vcpu->arch.virtual_tsc_khz);
1641 ndelay(min_t(u32, delay_ns, timer_advance_ns));
1642 }
1643}
1644
1645static inline void adjust_lapic_timer_advance(struct kvm_vcpu *vcpu,
1646 s64 advance_expire_delta)
1647{
1648 struct kvm_lapic *apic = vcpu->arch.apic;
1649 u32 timer_advance_ns = apic->lapic_timer.timer_advance_ns;
1650 u64 ns;
1651
1652 /* Do not adjust for tiny fluctuations or large random spikes. */
1653 if (abs(advance_expire_delta) > LAPIC_TIMER_ADVANCE_ADJUST_MAX ||
1654 abs(advance_expire_delta) < LAPIC_TIMER_ADVANCE_ADJUST_MIN)
1655 return;
1656
1657 /* too early */
1658 if (advance_expire_delta < 0) {
1659 ns = -advance_expire_delta * 1000000ULL;
1660 do_div(ns, vcpu->arch.virtual_tsc_khz);
1661 timer_advance_ns -= ns/LAPIC_TIMER_ADVANCE_ADJUST_STEP;
1662 } else {
1663 /* too late */
1664 ns = advance_expire_delta * 1000000ULL;
1665 do_div(ns, vcpu->arch.virtual_tsc_khz);
1666 timer_advance_ns += ns/LAPIC_TIMER_ADVANCE_ADJUST_STEP;
1667 }
1668
1669 if (unlikely(timer_advance_ns > LAPIC_TIMER_ADVANCE_NS_MAX))
1670 timer_advance_ns = LAPIC_TIMER_ADVANCE_NS_INIT;
1671 apic->lapic_timer.timer_advance_ns = timer_advance_ns;
1672}
1673
1674static void __kvm_wait_lapic_expire(struct kvm_vcpu *vcpu)
1675{
1676 struct kvm_lapic *apic = vcpu->arch.apic;
1677 u64 guest_tsc, tsc_deadline;
1678
1679 tsc_deadline = apic->lapic_timer.expired_tscdeadline;
1680 apic->lapic_timer.expired_tscdeadline = 0;
1681 guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
1682 trace_kvm_wait_lapic_expire(vcpu->vcpu_id, guest_tsc - tsc_deadline);
1683
1684 if (lapic_timer_advance_dynamic) {
1685 adjust_lapic_timer_advance(vcpu, guest_tsc - tsc_deadline);
1686 /*
1687 * If the timer fired early, reread the TSC to account for the
1688 * overhead of the above adjustment to avoid waiting longer
1689 * than is necessary.
1690 */
1691 if (guest_tsc < tsc_deadline)
1692 guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
1693 }
1694
1695 if (guest_tsc < tsc_deadline)
1696 __wait_lapic_expire(vcpu, tsc_deadline - guest_tsc);
1697}
1698
1699void kvm_wait_lapic_expire(struct kvm_vcpu *vcpu)
1700{
1701 if (lapic_in_kernel(vcpu) &&
1702 vcpu->arch.apic->lapic_timer.expired_tscdeadline &&
1703 vcpu->arch.apic->lapic_timer.timer_advance_ns &&
1704 lapic_timer_int_injected(vcpu))
1705 __kvm_wait_lapic_expire(vcpu);
1706}
1707EXPORT_SYMBOL_GPL(kvm_wait_lapic_expire);
1708
1709static void kvm_apic_inject_pending_timer_irqs(struct kvm_lapic *apic)
1710{
1711 struct kvm_timer *ktimer = &apic->lapic_timer;
1712
1713 kvm_apic_local_deliver(apic, APIC_LVTT);
1714 if (apic_lvtt_tscdeadline(apic)) {
1715 ktimer->tscdeadline = 0;
1716 } else if (apic_lvtt_oneshot(apic)) {
1717 ktimer->tscdeadline = 0;
1718 ktimer->target_expiration = 0;
1719 }
1720}
1721
1722static void apic_timer_expired(struct kvm_lapic *apic, bool from_timer_fn)
1723{
1724 struct kvm_vcpu *vcpu = apic->vcpu;
1725 struct kvm_timer *ktimer = &apic->lapic_timer;
1726
1727 if (atomic_read(&apic->lapic_timer.pending))
1728 return;
1729
1730 if (apic_lvtt_tscdeadline(apic) || ktimer->hv_timer_in_use)
1731 ktimer->expired_tscdeadline = ktimer->tscdeadline;
1732
1733 if (!from_timer_fn && apic->apicv_active) {
1734 WARN_ON(kvm_get_running_vcpu() != vcpu);
1735 kvm_apic_inject_pending_timer_irqs(apic);
1736 return;
1737 }
1738
1739 if (kvm_use_posted_timer_interrupt(apic->vcpu)) {
1740 /*
1741 * Ensure the guest's timer has truly expired before posting an
1742 * interrupt. Open code the relevant checks to avoid querying
1743 * lapic_timer_int_injected(), which will be false since the
1744 * interrupt isn't yet injected. Waiting until after injecting
1745 * is not an option since that won't help a posted interrupt.
1746 */
1747 if (vcpu->arch.apic->lapic_timer.expired_tscdeadline &&
1748 vcpu->arch.apic->lapic_timer.timer_advance_ns)
1749 __kvm_wait_lapic_expire(vcpu);
1750 kvm_apic_inject_pending_timer_irqs(apic);
1751 return;
1752 }
1753
1754 atomic_inc(&apic->lapic_timer.pending);
1755 kvm_make_request(KVM_REQ_UNBLOCK, vcpu);
1756 if (from_timer_fn)
1757 kvm_vcpu_kick(vcpu);
1758}
1759
1760static void start_sw_tscdeadline(struct kvm_lapic *apic)
1761{
1762 struct kvm_timer *ktimer = &apic->lapic_timer;
1763 u64 guest_tsc, tscdeadline = ktimer->tscdeadline;
1764 u64 ns = 0;
1765 ktime_t expire;
1766 struct kvm_vcpu *vcpu = apic->vcpu;
1767 unsigned long this_tsc_khz = vcpu->arch.virtual_tsc_khz;
1768 unsigned long flags;
1769 ktime_t now;
1770
1771 if (unlikely(!tscdeadline || !this_tsc_khz))
1772 return;
1773
1774 local_irq_save(flags);
1775
1776 now = ktime_get();
1777 guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
1778
1779 ns = (tscdeadline - guest_tsc) * 1000000ULL;
1780 do_div(ns, this_tsc_khz);
1781
1782 if (likely(tscdeadline > guest_tsc) &&
1783 likely(ns > apic->lapic_timer.timer_advance_ns)) {
1784 expire = ktime_add_ns(now, ns);
1785 expire = ktime_sub_ns(expire, ktimer->timer_advance_ns);
1786 hrtimer_start(&ktimer->timer, expire, HRTIMER_MODE_ABS_HARD);
1787 } else
1788 apic_timer_expired(apic, false);
1789
1790 local_irq_restore(flags);
1791}
1792
1793static inline u64 tmict_to_ns(struct kvm_lapic *apic, u32 tmict)
1794{
1795 return (u64)tmict * APIC_BUS_CYCLE_NS * (u64)apic->divide_count;
1796}
1797
1798static void update_target_expiration(struct kvm_lapic *apic, uint32_t old_divisor)
1799{
1800 ktime_t now, remaining;
1801 u64 ns_remaining_old, ns_remaining_new;
1802
1803 apic->lapic_timer.period =
1804 tmict_to_ns(apic, kvm_lapic_get_reg(apic, APIC_TMICT));
1805 limit_periodic_timer_frequency(apic);
1806
1807 now = ktime_get();
1808 remaining = ktime_sub(apic->lapic_timer.target_expiration, now);
1809 if (ktime_to_ns(remaining) < 0)
1810 remaining = 0;
1811
1812 ns_remaining_old = ktime_to_ns(remaining);
1813 ns_remaining_new = mul_u64_u32_div(ns_remaining_old,
1814 apic->divide_count, old_divisor);
1815
1816 apic->lapic_timer.tscdeadline +=
1817 nsec_to_cycles(apic->vcpu, ns_remaining_new) -
1818 nsec_to_cycles(apic->vcpu, ns_remaining_old);
1819 apic->lapic_timer.target_expiration = ktime_add_ns(now, ns_remaining_new);
1820}
1821
1822static bool set_target_expiration(struct kvm_lapic *apic, u32 count_reg)
1823{
1824 ktime_t now;
1825 u64 tscl = rdtsc();
1826 s64 deadline;
1827
1828 now = ktime_get();
1829 apic->lapic_timer.period =
1830 tmict_to_ns(apic, kvm_lapic_get_reg(apic, APIC_TMICT));
1831
1832 if (!apic->lapic_timer.period) {
1833 apic->lapic_timer.tscdeadline = 0;
1834 return false;
1835 }
1836
1837 limit_periodic_timer_frequency(apic);
1838 deadline = apic->lapic_timer.period;
1839
1840 if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic)) {
1841 if (unlikely(count_reg != APIC_TMICT)) {
1842 deadline = tmict_to_ns(apic,
1843 kvm_lapic_get_reg(apic, count_reg));
1844 if (unlikely(deadline <= 0))
1845 deadline = apic->lapic_timer.period;
1846 else if (unlikely(deadline > apic->lapic_timer.period)) {
1847 pr_info_ratelimited(
1848 "kvm: vcpu %i: requested lapic timer restore with "
1849 "starting count register %#x=%u (%lld ns) > initial count (%lld ns). "
1850 "Using initial count to start timer.\n",
1851 apic->vcpu->vcpu_id,
1852 count_reg,
1853 kvm_lapic_get_reg(apic, count_reg),
1854 deadline, apic->lapic_timer.period);
1855 kvm_lapic_set_reg(apic, count_reg, 0);
1856 deadline = apic->lapic_timer.period;
1857 }
1858 }
1859 }
1860
1861 apic->lapic_timer.tscdeadline = kvm_read_l1_tsc(apic->vcpu, tscl) +
1862 nsec_to_cycles(apic->vcpu, deadline);
1863 apic->lapic_timer.target_expiration = ktime_add_ns(now, deadline);
1864
1865 return true;
1866}
1867
1868static void advance_periodic_target_expiration(struct kvm_lapic *apic)
1869{
1870 ktime_t now = ktime_get();
1871 u64 tscl = rdtsc();
1872 ktime_t delta;
1873
1874 /*
1875 * Synchronize both deadlines to the same time source or
1876 * differences in the periods (caused by differences in the
1877 * underlying clocks or numerical approximation errors) will
1878 * cause the two to drift apart over time as the errors
1879 * accumulate.
1880 */
1881 apic->lapic_timer.target_expiration =
1882 ktime_add_ns(apic->lapic_timer.target_expiration,
1883 apic->lapic_timer.period);
1884 delta = ktime_sub(apic->lapic_timer.target_expiration, now);
1885 apic->lapic_timer.tscdeadline = kvm_read_l1_tsc(apic->vcpu, tscl) +
1886 nsec_to_cycles(apic->vcpu, delta);
1887}
1888
1889static void start_sw_period(struct kvm_lapic *apic)
1890{
1891 if (!apic->lapic_timer.period)
1892 return;
1893
1894 if (ktime_after(ktime_get(),
1895 apic->lapic_timer.target_expiration)) {
1896 apic_timer_expired(apic, false);
1897
1898 if (apic_lvtt_oneshot(apic))
1899 return;
1900
1901 advance_periodic_target_expiration(apic);
1902 }
1903
1904 hrtimer_start(&apic->lapic_timer.timer,
1905 apic->lapic_timer.target_expiration,
1906 HRTIMER_MODE_ABS_HARD);
1907}
1908
1909bool kvm_lapic_hv_timer_in_use(struct kvm_vcpu *vcpu)
1910{
1911 if (!lapic_in_kernel(vcpu))
1912 return false;
1913
1914 return vcpu->arch.apic->lapic_timer.hv_timer_in_use;
1915}
1916
1917static void cancel_hv_timer(struct kvm_lapic *apic)
1918{
1919 WARN_ON(preemptible());
1920 WARN_ON(!apic->lapic_timer.hv_timer_in_use);
1921 static_call(kvm_x86_cancel_hv_timer)(apic->vcpu);
1922 apic->lapic_timer.hv_timer_in_use = false;
1923}
1924
1925static bool start_hv_timer(struct kvm_lapic *apic)
1926{
1927 struct kvm_timer *ktimer = &apic->lapic_timer;
1928 struct kvm_vcpu *vcpu = apic->vcpu;
1929 bool expired;
1930
1931 WARN_ON(preemptible());
1932 if (!kvm_can_use_hv_timer(vcpu))
1933 return false;
1934
1935 if (!ktimer->tscdeadline)
1936 return false;
1937
1938 if (static_call(kvm_x86_set_hv_timer)(vcpu, ktimer->tscdeadline, &expired))
1939 return false;
1940
1941 ktimer->hv_timer_in_use = true;
1942 hrtimer_cancel(&ktimer->timer);
1943
1944 /*
1945 * To simplify handling the periodic timer, leave the hv timer running
1946 * even if the deadline timer has expired, i.e. rely on the resulting
1947 * VM-Exit to recompute the periodic timer's target expiration.
1948 */
1949 if (!apic_lvtt_period(apic)) {
1950 /*
1951 * Cancel the hv timer if the sw timer fired while the hv timer
1952 * was being programmed, or if the hv timer itself expired.
1953 */
1954 if (atomic_read(&ktimer->pending)) {
1955 cancel_hv_timer(apic);
1956 } else if (expired) {
1957 apic_timer_expired(apic, false);
1958 cancel_hv_timer(apic);
1959 }
1960 }
1961
1962 trace_kvm_hv_timer_state(vcpu->vcpu_id, ktimer->hv_timer_in_use);
1963
1964 return true;
1965}
1966
1967static void start_sw_timer(struct kvm_lapic *apic)
1968{
1969 struct kvm_timer *ktimer = &apic->lapic_timer;
1970
1971 WARN_ON(preemptible());
1972 if (apic->lapic_timer.hv_timer_in_use)
1973 cancel_hv_timer(apic);
1974 if (!apic_lvtt_period(apic) && atomic_read(&ktimer->pending))
1975 return;
1976
1977 if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic))
1978 start_sw_period(apic);
1979 else if (apic_lvtt_tscdeadline(apic))
1980 start_sw_tscdeadline(apic);
1981 trace_kvm_hv_timer_state(apic->vcpu->vcpu_id, false);
1982}
1983
1984static void restart_apic_timer(struct kvm_lapic *apic)
1985{
1986 preempt_disable();
1987
1988 if (!apic_lvtt_period(apic) && atomic_read(&apic->lapic_timer.pending))
1989 goto out;
1990
1991 if (!start_hv_timer(apic))
1992 start_sw_timer(apic);
1993out:
1994 preempt_enable();
1995}
1996
1997void kvm_lapic_expired_hv_timer(struct kvm_vcpu *vcpu)
1998{
1999 struct kvm_lapic *apic = vcpu->arch.apic;
2000
2001 preempt_disable();
2002 /* If the preempt notifier has already run, it also called apic_timer_expired */
2003 if (!apic->lapic_timer.hv_timer_in_use)
2004 goto out;
2005 WARN_ON(kvm_vcpu_is_blocking(vcpu));
2006 apic_timer_expired(apic, false);
2007 cancel_hv_timer(apic);
2008
2009 if (apic_lvtt_period(apic) && apic->lapic_timer.period) {
2010 advance_periodic_target_expiration(apic);
2011 restart_apic_timer(apic);
2012 }
2013out:
2014 preempt_enable();
2015}
2016EXPORT_SYMBOL_GPL(kvm_lapic_expired_hv_timer);
2017
2018void kvm_lapic_switch_to_hv_timer(struct kvm_vcpu *vcpu)
2019{
2020 restart_apic_timer(vcpu->arch.apic);
2021}
2022
2023void kvm_lapic_switch_to_sw_timer(struct kvm_vcpu *vcpu)
2024{
2025 struct kvm_lapic *apic = vcpu->arch.apic;
2026
2027 preempt_disable();
2028 /* Possibly the TSC deadline timer is not enabled yet */
2029 if (apic->lapic_timer.hv_timer_in_use)
2030 start_sw_timer(apic);
2031 preempt_enable();
2032}
2033
2034void kvm_lapic_restart_hv_timer(struct kvm_vcpu *vcpu)
2035{
2036 struct kvm_lapic *apic = vcpu->arch.apic;
2037
2038 WARN_ON(!apic->lapic_timer.hv_timer_in_use);
2039 restart_apic_timer(apic);
2040}
2041
2042static void __start_apic_timer(struct kvm_lapic *apic, u32 count_reg)
2043{
2044 atomic_set(&apic->lapic_timer.pending, 0);
2045
2046 if ((apic_lvtt_period(apic) || apic_lvtt_oneshot(apic))
2047 && !set_target_expiration(apic, count_reg))
2048 return;
2049
2050 restart_apic_timer(apic);
2051}
2052
2053static void start_apic_timer(struct kvm_lapic *apic)
2054{
2055 __start_apic_timer(apic, APIC_TMICT);
2056}
2057
2058static void apic_manage_nmi_watchdog(struct kvm_lapic *apic, u32 lvt0_val)
2059{
2060 bool lvt0_in_nmi_mode = apic_lvt_nmi_mode(lvt0_val);
2061
2062 if (apic->lvt0_in_nmi_mode != lvt0_in_nmi_mode) {
2063 apic->lvt0_in_nmi_mode = lvt0_in_nmi_mode;
2064 if (lvt0_in_nmi_mode) {
2065 atomic_inc(&apic->vcpu->kvm->arch.vapics_in_nmi_mode);
2066 } else
2067 atomic_dec(&apic->vcpu->kvm->arch.vapics_in_nmi_mode);
2068 }
2069}
2070
2071static void kvm_lapic_xapic_id_updated(struct kvm_lapic *apic)
2072{
2073 struct kvm *kvm = apic->vcpu->kvm;
2074
2075 if (KVM_BUG_ON(apic_x2apic_mode(apic), kvm))
2076 return;
2077
2078 if (kvm_xapic_id(apic) == apic->vcpu->vcpu_id)
2079 return;
2080
2081 kvm_set_apicv_inhibit(apic->vcpu->kvm, APICV_INHIBIT_REASON_APIC_ID_MODIFIED);
2082}
2083
2084static int get_lvt_index(u32 reg)
2085{
2086 if (reg == APIC_LVTCMCI)
2087 return LVT_CMCI;
2088 if (reg < APIC_LVTT || reg > APIC_LVTERR)
2089 return -1;
2090 return array_index_nospec(
2091 (reg - APIC_LVTT) >> 4, KVM_APIC_MAX_NR_LVT_ENTRIES);
2092}
2093
2094static int kvm_lapic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val)
2095{
2096 int ret = 0;
2097
2098 trace_kvm_apic_write(reg, val);
2099
2100 switch (reg) {
2101 case APIC_ID: /* Local APIC ID */
2102 if (!apic_x2apic_mode(apic)) {
2103 kvm_apic_set_xapic_id(apic, val >> 24);
2104 kvm_lapic_xapic_id_updated(apic);
2105 } else {
2106 ret = 1;
2107 }
2108 break;
2109
2110 case APIC_TASKPRI:
2111 report_tpr_access(apic, true);
2112 apic_set_tpr(apic, val & 0xff);
2113 break;
2114
2115 case APIC_EOI:
2116 apic_set_eoi(apic);
2117 break;
2118
2119 case APIC_LDR:
2120 if (!apic_x2apic_mode(apic))
2121 kvm_apic_set_ldr(apic, val & APIC_LDR_MASK);
2122 else
2123 ret = 1;
2124 break;
2125
2126 case APIC_DFR:
2127 if (!apic_x2apic_mode(apic))
2128 kvm_apic_set_dfr(apic, val | 0x0FFFFFFF);
2129 else
2130 ret = 1;
2131 break;
2132
2133 case APIC_SPIV: {
2134 u32 mask = 0x3ff;
2135 if (kvm_lapic_get_reg(apic, APIC_LVR) & APIC_LVR_DIRECTED_EOI)
2136 mask |= APIC_SPIV_DIRECTED_EOI;
2137 apic_set_spiv(apic, val & mask);
2138 if (!(val & APIC_SPIV_APIC_ENABLED)) {
2139 int i;
2140
2141 for (i = 0; i < apic->nr_lvt_entries; i++) {
2142 kvm_lapic_set_reg(apic, APIC_LVTx(i),
2143 kvm_lapic_get_reg(apic, APIC_LVTx(i)) | APIC_LVT_MASKED);
2144 }
2145 apic_update_lvtt(apic);
2146 atomic_set(&apic->lapic_timer.pending, 0);
2147
2148 }
2149 break;
2150 }
2151 case APIC_ICR:
2152 WARN_ON_ONCE(apic_x2apic_mode(apic));
2153
2154 /* No delay here, so we always clear the pending bit */
2155 val &= ~APIC_ICR_BUSY;
2156 kvm_apic_send_ipi(apic, val, kvm_lapic_get_reg(apic, APIC_ICR2));
2157 kvm_lapic_set_reg(apic, APIC_ICR, val);
2158 break;
2159 case APIC_ICR2:
2160 if (apic_x2apic_mode(apic))
2161 ret = 1;
2162 else
2163 kvm_lapic_set_reg(apic, APIC_ICR2, val & 0xff000000);
2164 break;
2165
2166 case APIC_LVT0:
2167 apic_manage_nmi_watchdog(apic, val);
2168 fallthrough;
2169 case APIC_LVTTHMR:
2170 case APIC_LVTPC:
2171 case APIC_LVT1:
2172 case APIC_LVTERR:
2173 case APIC_LVTCMCI: {
2174 u32 index = get_lvt_index(reg);
2175 if (!kvm_lapic_lvt_supported(apic, index)) {
2176 ret = 1;
2177 break;
2178 }
2179 if (!kvm_apic_sw_enabled(apic))
2180 val |= APIC_LVT_MASKED;
2181 val &= apic_lvt_mask[index];
2182 kvm_lapic_set_reg(apic, reg, val);
2183 break;
2184 }
2185
2186 case APIC_LVTT:
2187 if (!kvm_apic_sw_enabled(apic))
2188 val |= APIC_LVT_MASKED;
2189 val &= (apic_lvt_mask[0] | apic->lapic_timer.timer_mode_mask);
2190 kvm_lapic_set_reg(apic, APIC_LVTT, val);
2191 apic_update_lvtt(apic);
2192 break;
2193
2194 case APIC_TMICT:
2195 if (apic_lvtt_tscdeadline(apic))
2196 break;
2197
2198 cancel_apic_timer(apic);
2199 kvm_lapic_set_reg(apic, APIC_TMICT, val);
2200 start_apic_timer(apic);
2201 break;
2202
2203 case APIC_TDCR: {
2204 uint32_t old_divisor = apic->divide_count;
2205
2206 kvm_lapic_set_reg(apic, APIC_TDCR, val & 0xb);
2207 update_divide_count(apic);
2208 if (apic->divide_count != old_divisor &&
2209 apic->lapic_timer.period) {
2210 hrtimer_cancel(&apic->lapic_timer.timer);
2211 update_target_expiration(apic, old_divisor);
2212 restart_apic_timer(apic);
2213 }
2214 break;
2215 }
2216 case APIC_ESR:
2217 if (apic_x2apic_mode(apic) && val != 0)
2218 ret = 1;
2219 break;
2220
2221 case APIC_SELF_IPI:
2222 if (apic_x2apic_mode(apic))
2223 kvm_apic_send_ipi(apic, APIC_DEST_SELF | (val & APIC_VECTOR_MASK), 0);
2224 else
2225 ret = 1;
2226 break;
2227 default:
2228 ret = 1;
2229 break;
2230 }
2231
2232 /*
2233 * Recalculate APIC maps if necessary, e.g. if the software enable bit
2234 * was toggled, the APIC ID changed, etc... The maps are marked dirty
2235 * on relevant changes, i.e. this is a nop for most writes.
2236 */
2237 kvm_recalculate_apic_map(apic->vcpu->kvm);
2238
2239 return ret;
2240}
2241
2242static int apic_mmio_write(struct kvm_vcpu *vcpu, struct kvm_io_device *this,
2243 gpa_t address, int len, const void *data)
2244{
2245 struct kvm_lapic *apic = to_lapic(this);
2246 unsigned int offset = address - apic->base_address;
2247 u32 val;
2248
2249 if (!apic_mmio_in_range(apic, address))
2250 return -EOPNOTSUPP;
2251
2252 if (!kvm_apic_hw_enabled(apic) || apic_x2apic_mode(apic)) {
2253 if (!kvm_check_has_quirk(vcpu->kvm,
2254 KVM_X86_QUIRK_LAPIC_MMIO_HOLE))
2255 return -EOPNOTSUPP;
2256
2257 return 0;
2258 }
2259
2260 /*
2261 * APIC register must be aligned on 128-bits boundary.
2262 * 32/64/128 bits registers must be accessed thru 32 bits.
2263 * Refer SDM 8.4.1
2264 */
2265 if (len != 4 || (offset & 0xf))
2266 return 0;
2267
2268 val = *(u32*)data;
2269
2270 kvm_lapic_reg_write(apic, offset & 0xff0, val);
2271
2272 return 0;
2273}
2274
2275void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu)
2276{
2277 kvm_lapic_reg_write(vcpu->arch.apic, APIC_EOI, 0);
2278}
2279EXPORT_SYMBOL_GPL(kvm_lapic_set_eoi);
2280
2281/* emulate APIC access in a trap manner */
2282void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset)
2283{
2284 struct kvm_lapic *apic = vcpu->arch.apic;
2285 u64 val;
2286
2287 if (apic_x2apic_mode(apic)) {
2288 if (KVM_BUG_ON(kvm_lapic_msr_read(apic, offset, &val), vcpu->kvm))
2289 return;
2290 } else {
2291 val = kvm_lapic_get_reg(apic, offset);
2292 }
2293
2294 /*
2295 * ICR is a single 64-bit register when x2APIC is enabled. For legacy
2296 * xAPIC, ICR writes need to go down the common (slightly slower) path
2297 * to get the upper half from ICR2.
2298 */
2299 if (apic_x2apic_mode(apic) && offset == APIC_ICR) {
2300 kvm_apic_send_ipi(apic, (u32)val, (u32)(val >> 32));
2301 trace_kvm_apic_write(APIC_ICR, val);
2302 } else {
2303 /* TODO: optimize to just emulate side effect w/o one more write */
2304 kvm_lapic_reg_write(apic, offset, (u32)val);
2305 }
2306}
2307EXPORT_SYMBOL_GPL(kvm_apic_write_nodecode);
2308
2309void kvm_free_lapic(struct kvm_vcpu *vcpu)
2310{
2311 struct kvm_lapic *apic = vcpu->arch.apic;
2312
2313 if (!vcpu->arch.apic)
2314 return;
2315
2316 hrtimer_cancel(&apic->lapic_timer.timer);
2317
2318 if (!(vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE))
2319 static_branch_slow_dec_deferred(&apic_hw_disabled);
2320
2321 if (!apic->sw_enabled)
2322 static_branch_slow_dec_deferred(&apic_sw_disabled);
2323
2324 if (apic->regs)
2325 free_page((unsigned long)apic->regs);
2326
2327 kfree(apic);
2328}
2329
2330/*
2331 *----------------------------------------------------------------------
2332 * LAPIC interface
2333 *----------------------------------------------------------------------
2334 */
2335u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu)
2336{
2337 struct kvm_lapic *apic = vcpu->arch.apic;
2338
2339 if (!kvm_apic_present(vcpu) || !apic_lvtt_tscdeadline(apic))
2340 return 0;
2341
2342 return apic->lapic_timer.tscdeadline;
2343}
2344
2345void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data)
2346{
2347 struct kvm_lapic *apic = vcpu->arch.apic;
2348
2349 if (!kvm_apic_present(vcpu) || !apic_lvtt_tscdeadline(apic))
2350 return;
2351
2352 hrtimer_cancel(&apic->lapic_timer.timer);
2353 apic->lapic_timer.tscdeadline = data;
2354 start_apic_timer(apic);
2355}
2356
2357void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8)
2358{
2359 apic_set_tpr(vcpu->arch.apic, (cr8 & 0x0f) << 4);
2360}
2361
2362u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu)
2363{
2364 u64 tpr;
2365
2366 tpr = (u64) kvm_lapic_get_reg(vcpu->arch.apic, APIC_TASKPRI);
2367
2368 return (tpr & 0xf0) >> 4;
2369}
2370
2371void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value)
2372{
2373 u64 old_value = vcpu->arch.apic_base;
2374 struct kvm_lapic *apic = vcpu->arch.apic;
2375
2376 vcpu->arch.apic_base = value;
2377
2378 if ((old_value ^ value) & MSR_IA32_APICBASE_ENABLE)
2379 kvm_update_cpuid_runtime(vcpu);
2380
2381 if (!apic)
2382 return;
2383
2384 /* update jump label if enable bit changes */
2385 if ((old_value ^ value) & MSR_IA32_APICBASE_ENABLE) {
2386 if (value & MSR_IA32_APICBASE_ENABLE) {
2387 kvm_apic_set_xapic_id(apic, vcpu->vcpu_id);
2388 static_branch_slow_dec_deferred(&apic_hw_disabled);
2389 /* Check if there are APF page ready requests pending */
2390 kvm_make_request(KVM_REQ_APF_READY, vcpu);
2391 } else {
2392 static_branch_inc(&apic_hw_disabled.key);
2393 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
2394 }
2395 }
2396
2397 if (((old_value ^ value) & X2APIC_ENABLE) && (value & X2APIC_ENABLE))
2398 kvm_apic_set_x2apic_id(apic, vcpu->vcpu_id);
2399
2400 if ((old_value ^ value) & (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE)) {
2401 kvm_vcpu_update_apicv(vcpu);
2402 static_call_cond(kvm_x86_set_virtual_apic_mode)(vcpu);
2403 }
2404
2405 apic->base_address = apic->vcpu->arch.apic_base &
2406 MSR_IA32_APICBASE_BASE;
2407
2408 if ((value & MSR_IA32_APICBASE_ENABLE) &&
2409 apic->base_address != APIC_DEFAULT_PHYS_BASE) {
2410 kvm_set_apicv_inhibit(apic->vcpu->kvm,
2411 APICV_INHIBIT_REASON_APIC_BASE_MODIFIED);
2412 }
2413}
2414
2415void kvm_apic_update_apicv(struct kvm_vcpu *vcpu)
2416{
2417 struct kvm_lapic *apic = vcpu->arch.apic;
2418
2419 if (apic->apicv_active) {
2420 /* irr_pending is always true when apicv is activated. */
2421 apic->irr_pending = true;
2422 apic->isr_count = 1;
2423 } else {
2424 /*
2425 * Don't clear irr_pending, searching the IRR can race with
2426 * updates from the CPU as APICv is still active from hardware's
2427 * perspective. The flag will be cleared as appropriate when
2428 * KVM injects the interrupt.
2429 */
2430 apic->isr_count = count_vectors(apic->regs + APIC_ISR);
2431 }
2432}
2433
2434void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event)
2435{
2436 struct kvm_lapic *apic = vcpu->arch.apic;
2437 u64 msr_val;
2438 int i;
2439
2440 if (!init_event) {
2441 msr_val = APIC_DEFAULT_PHYS_BASE | MSR_IA32_APICBASE_ENABLE;
2442 if (kvm_vcpu_is_reset_bsp(vcpu))
2443 msr_val |= MSR_IA32_APICBASE_BSP;
2444 kvm_lapic_set_base(vcpu, msr_val);
2445 }
2446
2447 if (!apic)
2448 return;
2449
2450 /* Stop the timer in case it's a reset to an active apic */
2451 hrtimer_cancel(&apic->lapic_timer.timer);
2452
2453 /* The xAPIC ID is set at RESET even if the APIC was already enabled. */
2454 if (!init_event)
2455 kvm_apic_set_xapic_id(apic, vcpu->vcpu_id);
2456 kvm_apic_set_version(apic->vcpu);
2457
2458 for (i = 0; i < apic->nr_lvt_entries; i++)
2459 kvm_lapic_set_reg(apic, APIC_LVTx(i), APIC_LVT_MASKED);
2460 apic_update_lvtt(apic);
2461 if (kvm_vcpu_is_reset_bsp(vcpu) &&
2462 kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_LINT0_REENABLED))
2463 kvm_lapic_set_reg(apic, APIC_LVT0,
2464 SET_APIC_DELIVERY_MODE(0, APIC_MODE_EXTINT));
2465 apic_manage_nmi_watchdog(apic, kvm_lapic_get_reg(apic, APIC_LVT0));
2466
2467 kvm_apic_set_dfr(apic, 0xffffffffU);
2468 apic_set_spiv(apic, 0xff);
2469 kvm_lapic_set_reg(apic, APIC_TASKPRI, 0);
2470 if (!apic_x2apic_mode(apic))
2471 kvm_apic_set_ldr(apic, 0);
2472 kvm_lapic_set_reg(apic, APIC_ESR, 0);
2473 if (!apic_x2apic_mode(apic)) {
2474 kvm_lapic_set_reg(apic, APIC_ICR, 0);
2475 kvm_lapic_set_reg(apic, APIC_ICR2, 0);
2476 } else {
2477 kvm_lapic_set_reg64(apic, APIC_ICR, 0);
2478 }
2479 kvm_lapic_set_reg(apic, APIC_TDCR, 0);
2480 kvm_lapic_set_reg(apic, APIC_TMICT, 0);
2481 for (i = 0; i < 8; i++) {
2482 kvm_lapic_set_reg(apic, APIC_IRR + 0x10 * i, 0);
2483 kvm_lapic_set_reg(apic, APIC_ISR + 0x10 * i, 0);
2484 kvm_lapic_set_reg(apic, APIC_TMR + 0x10 * i, 0);
2485 }
2486 kvm_apic_update_apicv(vcpu);
2487 apic->highest_isr_cache = -1;
2488 update_divide_count(apic);
2489 atomic_set(&apic->lapic_timer.pending, 0);
2490
2491 vcpu->arch.pv_eoi.msr_val = 0;
2492 apic_update_ppr(apic);
2493 if (apic->apicv_active) {
2494 static_call_cond(kvm_x86_apicv_post_state_restore)(vcpu);
2495 static_call_cond(kvm_x86_hwapic_irr_update)(vcpu, -1);
2496 static_call_cond(kvm_x86_hwapic_isr_update)(-1);
2497 }
2498
2499 vcpu->arch.apic_arb_prio = 0;
2500 vcpu->arch.apic_attention = 0;
2501
2502 kvm_recalculate_apic_map(vcpu->kvm);
2503}
2504
2505/*
2506 *----------------------------------------------------------------------
2507 * timer interface
2508 *----------------------------------------------------------------------
2509 */
2510
2511static bool lapic_is_periodic(struct kvm_lapic *apic)
2512{
2513 return apic_lvtt_period(apic);
2514}
2515
2516int apic_has_pending_timer(struct kvm_vcpu *vcpu)
2517{
2518 struct kvm_lapic *apic = vcpu->arch.apic;
2519
2520 if (apic_enabled(apic) && apic_lvt_enabled(apic, APIC_LVTT))
2521 return atomic_read(&apic->lapic_timer.pending);
2522
2523 return 0;
2524}
2525
2526int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type)
2527{
2528 u32 reg = kvm_lapic_get_reg(apic, lvt_type);
2529 int vector, mode, trig_mode;
2530
2531 if (kvm_apic_hw_enabled(apic) && !(reg & APIC_LVT_MASKED)) {
2532 vector = reg & APIC_VECTOR_MASK;
2533 mode = reg & APIC_MODE_MASK;
2534 trig_mode = reg & APIC_LVT_LEVEL_TRIGGER;
2535 return __apic_accept_irq(apic, mode, vector, 1, trig_mode,
2536 NULL);
2537 }
2538 return 0;
2539}
2540
2541void kvm_apic_nmi_wd_deliver(struct kvm_vcpu *vcpu)
2542{
2543 struct kvm_lapic *apic = vcpu->arch.apic;
2544
2545 if (apic)
2546 kvm_apic_local_deliver(apic, APIC_LVT0);
2547}
2548
2549static const struct kvm_io_device_ops apic_mmio_ops = {
2550 .read = apic_mmio_read,
2551 .write = apic_mmio_write,
2552};
2553
2554static enum hrtimer_restart apic_timer_fn(struct hrtimer *data)
2555{
2556 struct kvm_timer *ktimer = container_of(data, struct kvm_timer, timer);
2557 struct kvm_lapic *apic = container_of(ktimer, struct kvm_lapic, lapic_timer);
2558
2559 apic_timer_expired(apic, true);
2560
2561 if (lapic_is_periodic(apic)) {
2562 advance_periodic_target_expiration(apic);
2563 hrtimer_add_expires_ns(&ktimer->timer, ktimer->period);
2564 return HRTIMER_RESTART;
2565 } else
2566 return HRTIMER_NORESTART;
2567}
2568
2569int kvm_create_lapic(struct kvm_vcpu *vcpu, int timer_advance_ns)
2570{
2571 struct kvm_lapic *apic;
2572
2573 ASSERT(vcpu != NULL);
2574
2575 apic = kzalloc(sizeof(*apic), GFP_KERNEL_ACCOUNT);
2576 if (!apic)
2577 goto nomem;
2578
2579 vcpu->arch.apic = apic;
2580
2581 apic->regs = (void *)get_zeroed_page(GFP_KERNEL_ACCOUNT);
2582 if (!apic->regs) {
2583 printk(KERN_ERR "malloc apic regs error for vcpu %x\n",
2584 vcpu->vcpu_id);
2585 goto nomem_free_apic;
2586 }
2587 apic->vcpu = vcpu;
2588
2589 apic->nr_lvt_entries = kvm_apic_calc_nr_lvt_entries(vcpu);
2590
2591 hrtimer_init(&apic->lapic_timer.timer, CLOCK_MONOTONIC,
2592 HRTIMER_MODE_ABS_HARD);
2593 apic->lapic_timer.timer.function = apic_timer_fn;
2594 if (timer_advance_ns == -1) {
2595 apic->lapic_timer.timer_advance_ns = LAPIC_TIMER_ADVANCE_NS_INIT;
2596 lapic_timer_advance_dynamic = true;
2597 } else {
2598 apic->lapic_timer.timer_advance_ns = timer_advance_ns;
2599 lapic_timer_advance_dynamic = false;
2600 }
2601
2602 /*
2603 * Stuff the APIC ENABLE bit in lieu of temporarily incrementing
2604 * apic_hw_disabled; the full RESET value is set by kvm_lapic_reset().
2605 */
2606 vcpu->arch.apic_base = MSR_IA32_APICBASE_ENABLE;
2607 static_branch_inc(&apic_sw_disabled.key); /* sw disabled at reset */
2608 kvm_iodevice_init(&apic->dev, &apic_mmio_ops);
2609
2610 return 0;
2611nomem_free_apic:
2612 kfree(apic);
2613 vcpu->arch.apic = NULL;
2614nomem:
2615 return -ENOMEM;
2616}
2617
2618int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu)
2619{
2620 struct kvm_lapic *apic = vcpu->arch.apic;
2621 u32 ppr;
2622
2623 if (!kvm_apic_present(vcpu))
2624 return -1;
2625
2626 __apic_update_ppr(apic, &ppr);
2627 return apic_has_interrupt_for_ppr(apic, ppr);
2628}
2629EXPORT_SYMBOL_GPL(kvm_apic_has_interrupt);
2630
2631int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu)
2632{
2633 u32 lvt0 = kvm_lapic_get_reg(vcpu->arch.apic, APIC_LVT0);
2634
2635 if (!kvm_apic_hw_enabled(vcpu->arch.apic))
2636 return 1;
2637 if ((lvt0 & APIC_LVT_MASKED) == 0 &&
2638 GET_APIC_DELIVERY_MODE(lvt0) == APIC_MODE_EXTINT)
2639 return 1;
2640 return 0;
2641}
2642
2643void kvm_inject_apic_timer_irqs(struct kvm_vcpu *vcpu)
2644{
2645 struct kvm_lapic *apic = vcpu->arch.apic;
2646
2647 if (atomic_read(&apic->lapic_timer.pending) > 0) {
2648 kvm_apic_inject_pending_timer_irqs(apic);
2649 atomic_set(&apic->lapic_timer.pending, 0);
2650 }
2651}
2652
2653int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu)
2654{
2655 int vector = kvm_apic_has_interrupt(vcpu);
2656 struct kvm_lapic *apic = vcpu->arch.apic;
2657 u32 ppr;
2658
2659 if (vector == -1)
2660 return -1;
2661
2662 /*
2663 * We get here even with APIC virtualization enabled, if doing
2664 * nested virtualization and L1 runs with the "acknowledge interrupt
2665 * on exit" mode. Then we cannot inject the interrupt via RVI,
2666 * because the process would deliver it through the IDT.
2667 */
2668
2669 apic_clear_irr(vector, apic);
2670 if (to_hv_vcpu(vcpu) && test_bit(vector, to_hv_synic(vcpu)->auto_eoi_bitmap)) {
2671 /*
2672 * For auto-EOI interrupts, there might be another pending
2673 * interrupt above PPR, so check whether to raise another
2674 * KVM_REQ_EVENT.
2675 */
2676 apic_update_ppr(apic);
2677 } else {
2678 /*
2679 * For normal interrupts, PPR has been raised and there cannot
2680 * be a higher-priority pending interrupt---except if there was
2681 * a concurrent interrupt injection, but that would have
2682 * triggered KVM_REQ_EVENT already.
2683 */
2684 apic_set_isr(vector, apic);
2685 __apic_update_ppr(apic, &ppr);
2686 }
2687
2688 return vector;
2689}
2690
2691static int kvm_apic_state_fixup(struct kvm_vcpu *vcpu,
2692 struct kvm_lapic_state *s, bool set)
2693{
2694 if (apic_x2apic_mode(vcpu->arch.apic)) {
2695 u32 *id = (u32 *)(s->regs + APIC_ID);
2696 u32 *ldr = (u32 *)(s->regs + APIC_LDR);
2697 u64 icr;
2698
2699 if (vcpu->kvm->arch.x2apic_format) {
2700 if (*id != vcpu->vcpu_id)
2701 return -EINVAL;
2702 } else {
2703 if (set)
2704 *id >>= 24;
2705 else
2706 *id <<= 24;
2707 }
2708
2709 /*
2710 * In x2APIC mode, the LDR is fixed and based on the id. And
2711 * ICR is internally a single 64-bit register, but needs to be
2712 * split to ICR+ICR2 in userspace for backwards compatibility.
2713 */
2714 if (set) {
2715 *ldr = kvm_apic_calc_x2apic_ldr(*id);
2716
2717 icr = __kvm_lapic_get_reg(s->regs, APIC_ICR) |
2718 (u64)__kvm_lapic_get_reg(s->regs, APIC_ICR2) << 32;
2719 __kvm_lapic_set_reg64(s->regs, APIC_ICR, icr);
2720 } else {
2721 icr = __kvm_lapic_get_reg64(s->regs, APIC_ICR);
2722 __kvm_lapic_set_reg(s->regs, APIC_ICR2, icr >> 32);
2723 }
2724 }
2725
2726 return 0;
2727}
2728
2729int kvm_apic_get_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s)
2730{
2731 memcpy(s->regs, vcpu->arch.apic->regs, sizeof(*s));
2732
2733 /*
2734 * Get calculated timer current count for remaining timer period (if
2735 * any) and store it in the returned register set.
2736 */
2737 __kvm_lapic_set_reg(s->regs, APIC_TMCCT,
2738 __apic_read(vcpu->arch.apic, APIC_TMCCT));
2739
2740 return kvm_apic_state_fixup(vcpu, s, false);
2741}
2742
2743int kvm_apic_set_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s)
2744{
2745 struct kvm_lapic *apic = vcpu->arch.apic;
2746 int r;
2747
2748 kvm_lapic_set_base(vcpu, vcpu->arch.apic_base);
2749 /* set SPIV separately to get count of SW disabled APICs right */
2750 apic_set_spiv(apic, *((u32 *)(s->regs + APIC_SPIV)));
2751
2752 r = kvm_apic_state_fixup(vcpu, s, true);
2753 if (r) {
2754 kvm_recalculate_apic_map(vcpu->kvm);
2755 return r;
2756 }
2757 memcpy(vcpu->arch.apic->regs, s->regs, sizeof(*s));
2758
2759 if (!apic_x2apic_mode(apic))
2760 kvm_lapic_xapic_id_updated(apic);
2761
2762 atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);
2763 kvm_recalculate_apic_map(vcpu->kvm);
2764 kvm_apic_set_version(vcpu);
2765
2766 apic_update_ppr(apic);
2767 cancel_apic_timer(apic);
2768 apic->lapic_timer.expired_tscdeadline = 0;
2769 apic_update_lvtt(apic);
2770 apic_manage_nmi_watchdog(apic, kvm_lapic_get_reg(apic, APIC_LVT0));
2771 update_divide_count(apic);
2772 __start_apic_timer(apic, APIC_TMCCT);
2773 kvm_lapic_set_reg(apic, APIC_TMCCT, 0);
2774 kvm_apic_update_apicv(vcpu);
2775 apic->highest_isr_cache = -1;
2776 if (apic->apicv_active) {
2777 static_call_cond(kvm_x86_apicv_post_state_restore)(vcpu);
2778 static_call_cond(kvm_x86_hwapic_irr_update)(vcpu, apic_find_highest_irr(apic));
2779 static_call_cond(kvm_x86_hwapic_isr_update)(apic_find_highest_isr(apic));
2780 }
2781 kvm_make_request(KVM_REQ_EVENT, vcpu);
2782 if (ioapic_in_kernel(vcpu->kvm))
2783 kvm_rtc_eoi_tracking_restore_one(vcpu);
2784
2785 vcpu->arch.apic_arb_prio = 0;
2786
2787 return 0;
2788}
2789
2790void __kvm_migrate_apic_timer(struct kvm_vcpu *vcpu)
2791{
2792 struct hrtimer *timer;
2793
2794 if (!lapic_in_kernel(vcpu) ||
2795 kvm_can_post_timer_interrupt(vcpu))
2796 return;
2797
2798 timer = &vcpu->arch.apic->lapic_timer.timer;
2799 if (hrtimer_cancel(timer))
2800 hrtimer_start_expires(timer, HRTIMER_MODE_ABS_HARD);
2801}
2802
2803/*
2804 * apic_sync_pv_eoi_from_guest - called on vmexit or cancel interrupt
2805 *
2806 * Detect whether guest triggered PV EOI since the
2807 * last entry. If yes, set EOI on guests's behalf.
2808 * Clear PV EOI in guest memory in any case.
2809 */
2810static void apic_sync_pv_eoi_from_guest(struct kvm_vcpu *vcpu,
2811 struct kvm_lapic *apic)
2812{
2813 int vector;
2814 /*
2815 * PV EOI state is derived from KVM_APIC_PV_EOI_PENDING in host
2816 * and KVM_PV_EOI_ENABLED in guest memory as follows:
2817 *
2818 * KVM_APIC_PV_EOI_PENDING is unset:
2819 * -> host disabled PV EOI.
2820 * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is set:
2821 * -> host enabled PV EOI, guest did not execute EOI yet.
2822 * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is unset:
2823 * -> host enabled PV EOI, guest executed EOI.
2824 */
2825 BUG_ON(!pv_eoi_enabled(vcpu));
2826
2827 if (pv_eoi_test_and_clr_pending(vcpu))
2828 return;
2829 vector = apic_set_eoi(apic);
2830 trace_kvm_pv_eoi(apic, vector);
2831}
2832
2833void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu)
2834{
2835 u32 data;
2836
2837 if (test_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention))
2838 apic_sync_pv_eoi_from_guest(vcpu, vcpu->arch.apic);
2839
2840 if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))
2841 return;
2842
2843 if (kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,
2844 sizeof(u32)))
2845 return;
2846
2847 apic_set_tpr(vcpu->arch.apic, data & 0xff);
2848}
2849
2850/*
2851 * apic_sync_pv_eoi_to_guest - called before vmentry
2852 *
2853 * Detect whether it's safe to enable PV EOI and
2854 * if yes do so.
2855 */
2856static void apic_sync_pv_eoi_to_guest(struct kvm_vcpu *vcpu,
2857 struct kvm_lapic *apic)
2858{
2859 if (!pv_eoi_enabled(vcpu) ||
2860 /* IRR set or many bits in ISR: could be nested. */
2861 apic->irr_pending ||
2862 /* Cache not set: could be safe but we don't bother. */
2863 apic->highest_isr_cache == -1 ||
2864 /* Need EOI to update ioapic. */
2865 kvm_ioapic_handles_vector(apic, apic->highest_isr_cache)) {
2866 /*
2867 * PV EOI was disabled by apic_sync_pv_eoi_from_guest
2868 * so we need not do anything here.
2869 */
2870 return;
2871 }
2872
2873 pv_eoi_set_pending(apic->vcpu);
2874}
2875
2876void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu)
2877{
2878 u32 data, tpr;
2879 int max_irr, max_isr;
2880 struct kvm_lapic *apic = vcpu->arch.apic;
2881
2882 apic_sync_pv_eoi_to_guest(vcpu, apic);
2883
2884 if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))
2885 return;
2886
2887 tpr = kvm_lapic_get_reg(apic, APIC_TASKPRI) & 0xff;
2888 max_irr = apic_find_highest_irr(apic);
2889 if (max_irr < 0)
2890 max_irr = 0;
2891 max_isr = apic_find_highest_isr(apic);
2892 if (max_isr < 0)
2893 max_isr = 0;
2894 data = (tpr & 0xff) | ((max_isr & 0xf0) << 8) | (max_irr << 24);
2895
2896 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,
2897 sizeof(u32));
2898}
2899
2900int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr)
2901{
2902 if (vapic_addr) {
2903 if (kvm_gfn_to_hva_cache_init(vcpu->kvm,
2904 &vcpu->arch.apic->vapic_cache,
2905 vapic_addr, sizeof(u32)))
2906 return -EINVAL;
2907 __set_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);
2908 } else {
2909 __clear_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);
2910 }
2911
2912 vcpu->arch.apic->vapic_addr = vapic_addr;
2913 return 0;
2914}
2915
2916int kvm_x2apic_icr_write(struct kvm_lapic *apic, u64 data)
2917{
2918 data &= ~APIC_ICR_BUSY;
2919
2920 kvm_apic_send_ipi(apic, (u32)data, (u32)(data >> 32));
2921 kvm_lapic_set_reg64(apic, APIC_ICR, data);
2922 trace_kvm_apic_write(APIC_ICR, data);
2923 return 0;
2924}
2925
2926static int kvm_lapic_msr_read(struct kvm_lapic *apic, u32 reg, u64 *data)
2927{
2928 u32 low;
2929
2930 if (reg == APIC_ICR) {
2931 *data = kvm_lapic_get_reg64(apic, APIC_ICR);
2932 return 0;
2933 }
2934
2935 if (kvm_lapic_reg_read(apic, reg, 4, &low))
2936 return 1;
2937
2938 *data = low;
2939
2940 return 0;
2941}
2942
2943static int kvm_lapic_msr_write(struct kvm_lapic *apic, u32 reg, u64 data)
2944{
2945 /*
2946 * ICR is a 64-bit register in x2APIC mode (and Hyper'v PV vAPIC) and
2947 * can be written as such, all other registers remain accessible only
2948 * through 32-bit reads/writes.
2949 */
2950 if (reg == APIC_ICR)
2951 return kvm_x2apic_icr_write(apic, data);
2952
2953 return kvm_lapic_reg_write(apic, reg, (u32)data);
2954}
2955
2956int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data)
2957{
2958 struct kvm_lapic *apic = vcpu->arch.apic;
2959 u32 reg = (msr - APIC_BASE_MSR) << 4;
2960
2961 if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(apic))
2962 return 1;
2963
2964 return kvm_lapic_msr_write(apic, reg, data);
2965}
2966
2967int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data)
2968{
2969 struct kvm_lapic *apic = vcpu->arch.apic;
2970 u32 reg = (msr - APIC_BASE_MSR) << 4;
2971
2972 if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(apic))
2973 return 1;
2974
2975 if (reg == APIC_DFR)
2976 return 1;
2977
2978 return kvm_lapic_msr_read(apic, reg, data);
2979}
2980
2981int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 reg, u64 data)
2982{
2983 if (!lapic_in_kernel(vcpu))
2984 return 1;
2985
2986 return kvm_lapic_msr_write(vcpu->arch.apic, reg, data);
2987}
2988
2989int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 reg, u64 *data)
2990{
2991 if (!lapic_in_kernel(vcpu))
2992 return 1;
2993
2994 return kvm_lapic_msr_read(vcpu->arch.apic, reg, data);
2995}
2996
2997int kvm_lapic_set_pv_eoi(struct kvm_vcpu *vcpu, u64 data, unsigned long len)
2998{
2999 u64 addr = data & ~KVM_MSR_ENABLED;
3000 struct gfn_to_hva_cache *ghc = &vcpu->arch.pv_eoi.data;
3001 unsigned long new_len;
3002 int ret;
3003
3004 if (!IS_ALIGNED(addr, 4))
3005 return 1;
3006
3007 if (data & KVM_MSR_ENABLED) {
3008 if (addr == ghc->gpa && len <= ghc->len)
3009 new_len = ghc->len;
3010 else
3011 new_len = len;
3012
3013 ret = kvm_gfn_to_hva_cache_init(vcpu->kvm, ghc, addr, new_len);
3014 if (ret)
3015 return ret;
3016 }
3017
3018 vcpu->arch.pv_eoi.msr_val = data;
3019
3020 return 0;
3021}
3022
3023int kvm_apic_accept_events(struct kvm_vcpu *vcpu)
3024{
3025 struct kvm_lapic *apic = vcpu->arch.apic;
3026 u8 sipi_vector;
3027 int r;
3028
3029 if (!kvm_apic_has_pending_init_or_sipi(vcpu))
3030 return 0;
3031
3032 if (is_guest_mode(vcpu)) {
3033 r = kvm_check_nested_events(vcpu);
3034 if (r < 0)
3035 return r == -EBUSY ? 0 : r;
3036 /*
3037 * Continue processing INIT/SIPI even if a nested VM-Exit
3038 * occurred, e.g. pending SIPIs should be dropped if INIT+SIPI
3039 * are blocked as a result of transitioning to VMX root mode.
3040 */
3041 }
3042
3043 /*
3044 * INITs are blocked while CPU is in specific states (SMM, VMX root
3045 * mode, SVM with GIF=0), while SIPIs are dropped if the CPU isn't in
3046 * wait-for-SIPI (WFS).
3047 */
3048 if (!kvm_apic_init_sipi_allowed(vcpu)) {
3049 WARN_ON_ONCE(vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED);
3050 clear_bit(KVM_APIC_SIPI, &apic->pending_events);
3051 return 0;
3052 }
3053
3054 if (test_and_clear_bit(KVM_APIC_INIT, &apic->pending_events)) {
3055 kvm_vcpu_reset(vcpu, true);
3056 if (kvm_vcpu_is_bsp(apic->vcpu))
3057 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
3058 else
3059 vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;
3060 }
3061 if (test_and_clear_bit(KVM_APIC_SIPI, &apic->pending_events)) {
3062 if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {
3063 /* evaluate pending_events before reading the vector */
3064 smp_rmb();
3065 sipi_vector = apic->sipi_vector;
3066 static_call(kvm_x86_vcpu_deliver_sipi_vector)(vcpu, sipi_vector);
3067 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
3068 }
3069 }
3070 return 0;
3071}
3072
3073void kvm_lapic_exit(void)
3074{
3075 static_key_deferred_flush(&apic_hw_disabled);
3076 WARN_ON(static_branch_unlikely(&apic_hw_disabled.key));
3077 static_key_deferred_flush(&apic_sw_disabled);
3078 WARN_ON(static_branch_unlikely(&apic_sw_disabled.key));
3079}