Linux Audio

Check our new training course

Loading...
v3.15
 
 1/*
 2 *  linux/arch/arm/vfp/entry.S
 3 *
 4 *  Copyright (C) 2004 ARM Limited.
 5 *  Written by Deep Blue Solutions Limited.
 6 *
 7 * This program is free software; you can redistribute it and/or modify
 8 * it under the terms of the GNU General Public License version 2 as
 9 * published by the Free Software Foundation.
10 */
11#include <linux/init.h>
12#include <linux/linkage.h>
13#include <asm/thread_info.h>
14#include <asm/vfpmacros.h>
15#include <asm/assembler.h>
16#include <asm/asm-offsets.h>
17
18@ VFP entry point.
19@
20@  r0  = instruction opcode (32-bit ARM or two 16-bit Thumb)
21@  r2  = PC value to resume execution after successful emulation
22@  r9  = normal "successful" return address
23@  r10 = this threads thread_info structure
24@  lr  = unrecognised instruction return address
25@  IRQs disabled.
26@
27ENTRY(do_vfp)
28	inc_preempt_count r10, r4
29	enable_irq
30 	ldr	r4, .LCvfp
31	ldr	r11, [r10, #TI_CPU]	@ CPU number
32	add	r10, r10, #TI_VFPSTATE	@ r10 = workspace
33	ldr	pc, [r4]		@ call VFP entry point
34ENDPROC(do_vfp)
35
36ENTRY(vfp_null_entry)
37	dec_preempt_count_ti r10, r4
38	mov	pc, lr
39ENDPROC(vfp_null_entry)
40
41	.align	2
42.LCvfp:
43	.word	vfp_vector
44
45@ This code is called if the VFP does not exist. It needs to flag the
46@ failure to the VFP initialisation code.
47
48	__INIT
49ENTRY(vfp_testing_entry)
50	dec_preempt_count_ti r10, r4
51	ldr	r0, VFP_arch_address
52	str	r0, [r0]		@ set to non-zero value
53	mov	pc, r9			@ we have handled the fault
54ENDPROC(vfp_testing_entry)
55
56	.align	2
57VFP_arch_address:
58	.word	VFP_arch
59
60	__FINIT
v6.2
 1/* SPDX-License-Identifier: GPL-2.0-only */
 2/*
 3 *  linux/arch/arm/vfp/entry.S
 4 *
 5 *  Copyright (C) 2004 ARM Limited.
 6 *  Written by Deep Blue Solutions Limited.
 
 
 
 
 7 */
 8#include <linux/init.h>
 9#include <linux/linkage.h>
10#include <asm/thread_info.h>
11#include <asm/vfpmacros.h>
12#include <asm/assembler.h>
13#include <asm/asm-offsets.h>
14
15@ VFP entry point.
16@
17@  r0  = instruction opcode (32-bit ARM or two 16-bit Thumb)
18@  r2  = PC value to resume execution after successful emulation
19@  r9  = normal "successful" return address
20@  r10 = this threads thread_info structure
21@  lr  = unrecognised instruction return address
22@  IRQs enabled.
23@
24ENTRY(do_vfp)
25	inc_preempt_count r10, r4
 
26 	ldr	r4, .LCvfp
27	ldr	r11, [r10, #TI_CPU]	@ CPU number
28	add	r10, r10, #TI_VFPSTATE	@ r10 = workspace
29	ldr	pc, [r4]		@ call VFP entry point
30ENDPROC(do_vfp)
31
32ENTRY(vfp_null_entry)
33	dec_preempt_count_ti r10, r4
34	ret	lr
35ENDPROC(vfp_null_entry)
36
37	.align	2
38.LCvfp:
39	.word	vfp_vector