Loading...
1/*
2 * Driver for BCM963xx builtin Ethernet mac
3 *
4 * Copyright (C) 2008 Maxime Bizon <mbizon@freebox.fr>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20#include <linux/init.h>
21#include <linux/interrupt.h>
22#include <linux/module.h>
23#include <linux/clk.h>
24#include <linux/etherdevice.h>
25#include <linux/slab.h>
26#include <linux/delay.h>
27#include <linux/ethtool.h>
28#include <linux/crc32.h>
29#include <linux/err.h>
30#include <linux/dma-mapping.h>
31#include <linux/platform_device.h>
32#include <linux/if_vlan.h>
33
34#include <bcm63xx_dev_enet.h>
35#include "bcm63xx_enet.h"
36
37static char bcm_enet_driver_name[] = "bcm63xx_enet";
38static char bcm_enet_driver_version[] = "1.0";
39
40static int copybreak __read_mostly = 128;
41module_param(copybreak, int, 0);
42MODULE_PARM_DESC(copybreak, "Receive copy threshold");
43
44/* io registers memory shared between all devices */
45static void __iomem *bcm_enet_shared_base[3];
46
47/*
48 * io helpers to access mac registers
49 */
50static inline u32 enet_readl(struct bcm_enet_priv *priv, u32 off)
51{
52 return bcm_readl(priv->base + off);
53}
54
55static inline void enet_writel(struct bcm_enet_priv *priv,
56 u32 val, u32 off)
57{
58 bcm_writel(val, priv->base + off);
59}
60
61/*
62 * io helpers to access switch registers
63 */
64static inline u32 enetsw_readl(struct bcm_enet_priv *priv, u32 off)
65{
66 return bcm_readl(priv->base + off);
67}
68
69static inline void enetsw_writel(struct bcm_enet_priv *priv,
70 u32 val, u32 off)
71{
72 bcm_writel(val, priv->base + off);
73}
74
75static inline u16 enetsw_readw(struct bcm_enet_priv *priv, u32 off)
76{
77 return bcm_readw(priv->base + off);
78}
79
80static inline void enetsw_writew(struct bcm_enet_priv *priv,
81 u16 val, u32 off)
82{
83 bcm_writew(val, priv->base + off);
84}
85
86static inline u8 enetsw_readb(struct bcm_enet_priv *priv, u32 off)
87{
88 return bcm_readb(priv->base + off);
89}
90
91static inline void enetsw_writeb(struct bcm_enet_priv *priv,
92 u8 val, u32 off)
93{
94 bcm_writeb(val, priv->base + off);
95}
96
97
98/* io helpers to access shared registers */
99static inline u32 enet_dma_readl(struct bcm_enet_priv *priv, u32 off)
100{
101 return bcm_readl(bcm_enet_shared_base[0] + off);
102}
103
104static inline void enet_dma_writel(struct bcm_enet_priv *priv,
105 u32 val, u32 off)
106{
107 bcm_writel(val, bcm_enet_shared_base[0] + off);
108}
109
110static inline u32 enet_dmac_readl(struct bcm_enet_priv *priv, u32 off, int chan)
111{
112 return bcm_readl(bcm_enet_shared_base[1] +
113 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
114}
115
116static inline void enet_dmac_writel(struct bcm_enet_priv *priv,
117 u32 val, u32 off, int chan)
118{
119 bcm_writel(val, bcm_enet_shared_base[1] +
120 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
121}
122
123static inline u32 enet_dmas_readl(struct bcm_enet_priv *priv, u32 off, int chan)
124{
125 return bcm_readl(bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
126}
127
128static inline void enet_dmas_writel(struct bcm_enet_priv *priv,
129 u32 val, u32 off, int chan)
130{
131 bcm_writel(val, bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
132}
133
134/*
135 * write given data into mii register and wait for transfer to end
136 * with timeout (average measured transfer time is 25us)
137 */
138static int do_mdio_op(struct bcm_enet_priv *priv, unsigned int data)
139{
140 int limit;
141
142 /* make sure mii interrupt status is cleared */
143 enet_writel(priv, ENET_IR_MII, ENET_IR_REG);
144
145 enet_writel(priv, data, ENET_MIIDATA_REG);
146 wmb();
147
148 /* busy wait on mii interrupt bit, with timeout */
149 limit = 1000;
150 do {
151 if (enet_readl(priv, ENET_IR_REG) & ENET_IR_MII)
152 break;
153 udelay(1);
154 } while (limit-- > 0);
155
156 return (limit < 0) ? 1 : 0;
157}
158
159/*
160 * MII internal read callback
161 */
162static int bcm_enet_mdio_read(struct bcm_enet_priv *priv, int mii_id,
163 int regnum)
164{
165 u32 tmp, val;
166
167 tmp = regnum << ENET_MIIDATA_REG_SHIFT;
168 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
169 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
170 tmp |= ENET_MIIDATA_OP_READ_MASK;
171
172 if (do_mdio_op(priv, tmp))
173 return -1;
174
175 val = enet_readl(priv, ENET_MIIDATA_REG);
176 val &= 0xffff;
177 return val;
178}
179
180/*
181 * MII internal write callback
182 */
183static int bcm_enet_mdio_write(struct bcm_enet_priv *priv, int mii_id,
184 int regnum, u16 value)
185{
186 u32 tmp;
187
188 tmp = (value & 0xffff) << ENET_MIIDATA_DATA_SHIFT;
189 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
190 tmp |= regnum << ENET_MIIDATA_REG_SHIFT;
191 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
192 tmp |= ENET_MIIDATA_OP_WRITE_MASK;
193
194 (void)do_mdio_op(priv, tmp);
195 return 0;
196}
197
198/*
199 * MII read callback from phylib
200 */
201static int bcm_enet_mdio_read_phylib(struct mii_bus *bus, int mii_id,
202 int regnum)
203{
204 return bcm_enet_mdio_read(bus->priv, mii_id, regnum);
205}
206
207/*
208 * MII write callback from phylib
209 */
210static int bcm_enet_mdio_write_phylib(struct mii_bus *bus, int mii_id,
211 int regnum, u16 value)
212{
213 return bcm_enet_mdio_write(bus->priv, mii_id, regnum, value);
214}
215
216/*
217 * MII read callback from mii core
218 */
219static int bcm_enet_mdio_read_mii(struct net_device *dev, int mii_id,
220 int regnum)
221{
222 return bcm_enet_mdio_read(netdev_priv(dev), mii_id, regnum);
223}
224
225/*
226 * MII write callback from mii core
227 */
228static void bcm_enet_mdio_write_mii(struct net_device *dev, int mii_id,
229 int regnum, int value)
230{
231 bcm_enet_mdio_write(netdev_priv(dev), mii_id, regnum, value);
232}
233
234/*
235 * refill rx queue
236 */
237static int bcm_enet_refill_rx(struct net_device *dev)
238{
239 struct bcm_enet_priv *priv;
240
241 priv = netdev_priv(dev);
242
243 while (priv->rx_desc_count < priv->rx_ring_size) {
244 struct bcm_enet_desc *desc;
245 struct sk_buff *skb;
246 dma_addr_t p;
247 int desc_idx;
248 u32 len_stat;
249
250 desc_idx = priv->rx_dirty_desc;
251 desc = &priv->rx_desc_cpu[desc_idx];
252
253 if (!priv->rx_skb[desc_idx]) {
254 skb = netdev_alloc_skb(dev, priv->rx_skb_size);
255 if (!skb)
256 break;
257 priv->rx_skb[desc_idx] = skb;
258 p = dma_map_single(&priv->pdev->dev, skb->data,
259 priv->rx_skb_size,
260 DMA_FROM_DEVICE);
261 desc->address = p;
262 }
263
264 len_stat = priv->rx_skb_size << DMADESC_LENGTH_SHIFT;
265 len_stat |= DMADESC_OWNER_MASK;
266 if (priv->rx_dirty_desc == priv->rx_ring_size - 1) {
267 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
268 priv->rx_dirty_desc = 0;
269 } else {
270 priv->rx_dirty_desc++;
271 }
272 wmb();
273 desc->len_stat = len_stat;
274
275 priv->rx_desc_count++;
276
277 /* tell dma engine we allocated one buffer */
278 if (priv->dma_has_sram)
279 enet_dma_writel(priv, 1, ENETDMA_BUFALLOC_REG(priv->rx_chan));
280 else
281 enet_dmac_writel(priv, 1, ENETDMAC_BUFALLOC, priv->rx_chan);
282 }
283
284 /* If rx ring is still empty, set a timer to try allocating
285 * again at a later time. */
286 if (priv->rx_desc_count == 0 && netif_running(dev)) {
287 dev_warn(&priv->pdev->dev, "unable to refill rx ring\n");
288 priv->rx_timeout.expires = jiffies + HZ;
289 add_timer(&priv->rx_timeout);
290 }
291
292 return 0;
293}
294
295/*
296 * timer callback to defer refill rx queue in case we're OOM
297 */
298static void bcm_enet_refill_rx_timer(unsigned long data)
299{
300 struct net_device *dev;
301 struct bcm_enet_priv *priv;
302
303 dev = (struct net_device *)data;
304 priv = netdev_priv(dev);
305
306 spin_lock(&priv->rx_lock);
307 bcm_enet_refill_rx((struct net_device *)data);
308 spin_unlock(&priv->rx_lock);
309}
310
311/*
312 * extract packet from rx queue
313 */
314static int bcm_enet_receive_queue(struct net_device *dev, int budget)
315{
316 struct bcm_enet_priv *priv;
317 struct device *kdev;
318 int processed;
319
320 priv = netdev_priv(dev);
321 kdev = &priv->pdev->dev;
322 processed = 0;
323
324 /* don't scan ring further than number of refilled
325 * descriptor */
326 if (budget > priv->rx_desc_count)
327 budget = priv->rx_desc_count;
328
329 do {
330 struct bcm_enet_desc *desc;
331 struct sk_buff *skb;
332 int desc_idx;
333 u32 len_stat;
334 unsigned int len;
335
336 desc_idx = priv->rx_curr_desc;
337 desc = &priv->rx_desc_cpu[desc_idx];
338
339 /* make sure we actually read the descriptor status at
340 * each loop */
341 rmb();
342
343 len_stat = desc->len_stat;
344
345 /* break if dma ownership belongs to hw */
346 if (len_stat & DMADESC_OWNER_MASK)
347 break;
348
349 processed++;
350 priv->rx_curr_desc++;
351 if (priv->rx_curr_desc == priv->rx_ring_size)
352 priv->rx_curr_desc = 0;
353 priv->rx_desc_count--;
354
355 /* if the packet does not have start of packet _and_
356 * end of packet flag set, then just recycle it */
357 if ((len_stat & (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) !=
358 (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) {
359 dev->stats.rx_dropped++;
360 continue;
361 }
362
363 /* recycle packet if it's marked as bad */
364 if (!priv->enet_is_sw &&
365 unlikely(len_stat & DMADESC_ERR_MASK)) {
366 dev->stats.rx_errors++;
367
368 if (len_stat & DMADESC_OVSIZE_MASK)
369 dev->stats.rx_length_errors++;
370 if (len_stat & DMADESC_CRC_MASK)
371 dev->stats.rx_crc_errors++;
372 if (len_stat & DMADESC_UNDER_MASK)
373 dev->stats.rx_frame_errors++;
374 if (len_stat & DMADESC_OV_MASK)
375 dev->stats.rx_fifo_errors++;
376 continue;
377 }
378
379 /* valid packet */
380 skb = priv->rx_skb[desc_idx];
381 len = (len_stat & DMADESC_LENGTH_MASK) >> DMADESC_LENGTH_SHIFT;
382 /* don't include FCS */
383 len -= 4;
384
385 if (len < copybreak) {
386 struct sk_buff *nskb;
387
388 nskb = netdev_alloc_skb_ip_align(dev, len);
389 if (!nskb) {
390 /* forget packet, just rearm desc */
391 dev->stats.rx_dropped++;
392 continue;
393 }
394
395 dma_sync_single_for_cpu(kdev, desc->address,
396 len, DMA_FROM_DEVICE);
397 memcpy(nskb->data, skb->data, len);
398 dma_sync_single_for_device(kdev, desc->address,
399 len, DMA_FROM_DEVICE);
400 skb = nskb;
401 } else {
402 dma_unmap_single(&priv->pdev->dev, desc->address,
403 priv->rx_skb_size, DMA_FROM_DEVICE);
404 priv->rx_skb[desc_idx] = NULL;
405 }
406
407 skb_put(skb, len);
408 skb->protocol = eth_type_trans(skb, dev);
409 dev->stats.rx_packets++;
410 dev->stats.rx_bytes += len;
411 netif_receive_skb(skb);
412
413 } while (--budget > 0);
414
415 if (processed || !priv->rx_desc_count) {
416 bcm_enet_refill_rx(dev);
417
418 /* kick rx dma */
419 enet_dmac_writel(priv, priv->dma_chan_en_mask,
420 ENETDMAC_CHANCFG, priv->rx_chan);
421 }
422
423 return processed;
424}
425
426
427/*
428 * try to or force reclaim of transmitted buffers
429 */
430static int bcm_enet_tx_reclaim(struct net_device *dev, int force)
431{
432 struct bcm_enet_priv *priv;
433 int released;
434
435 priv = netdev_priv(dev);
436 released = 0;
437
438 while (priv->tx_desc_count < priv->tx_ring_size) {
439 struct bcm_enet_desc *desc;
440 struct sk_buff *skb;
441
442 /* We run in a bh and fight against start_xmit, which
443 * is called with bh disabled */
444 spin_lock(&priv->tx_lock);
445
446 desc = &priv->tx_desc_cpu[priv->tx_dirty_desc];
447
448 if (!force && (desc->len_stat & DMADESC_OWNER_MASK)) {
449 spin_unlock(&priv->tx_lock);
450 break;
451 }
452
453 /* ensure other field of the descriptor were not read
454 * before we checked ownership */
455 rmb();
456
457 skb = priv->tx_skb[priv->tx_dirty_desc];
458 priv->tx_skb[priv->tx_dirty_desc] = NULL;
459 dma_unmap_single(&priv->pdev->dev, desc->address, skb->len,
460 DMA_TO_DEVICE);
461
462 priv->tx_dirty_desc++;
463 if (priv->tx_dirty_desc == priv->tx_ring_size)
464 priv->tx_dirty_desc = 0;
465 priv->tx_desc_count++;
466
467 spin_unlock(&priv->tx_lock);
468
469 if (desc->len_stat & DMADESC_UNDER_MASK)
470 dev->stats.tx_errors++;
471
472 dev_kfree_skb(skb);
473 released++;
474 }
475
476 if (netif_queue_stopped(dev) && released)
477 netif_wake_queue(dev);
478
479 return released;
480}
481
482/*
483 * poll func, called by network core
484 */
485static int bcm_enet_poll(struct napi_struct *napi, int budget)
486{
487 struct bcm_enet_priv *priv;
488 struct net_device *dev;
489 int tx_work_done, rx_work_done;
490
491 priv = container_of(napi, struct bcm_enet_priv, napi);
492 dev = priv->net_dev;
493
494 /* ack interrupts */
495 enet_dmac_writel(priv, priv->dma_chan_int_mask,
496 ENETDMAC_IR, priv->rx_chan);
497 enet_dmac_writel(priv, priv->dma_chan_int_mask,
498 ENETDMAC_IR, priv->tx_chan);
499
500 /* reclaim sent skb */
501 tx_work_done = bcm_enet_tx_reclaim(dev, 0);
502
503 spin_lock(&priv->rx_lock);
504 rx_work_done = bcm_enet_receive_queue(dev, budget);
505 spin_unlock(&priv->rx_lock);
506
507 if (rx_work_done >= budget || tx_work_done > 0) {
508 /* rx/tx queue is not yet empty/clean */
509 return rx_work_done;
510 }
511
512 /* no more packet in rx/tx queue, remove device from poll
513 * queue */
514 napi_complete(napi);
515
516 /* restore rx/tx interrupt */
517 enet_dmac_writel(priv, priv->dma_chan_int_mask,
518 ENETDMAC_IRMASK, priv->rx_chan);
519 enet_dmac_writel(priv, priv->dma_chan_int_mask,
520 ENETDMAC_IRMASK, priv->tx_chan);
521
522 return rx_work_done;
523}
524
525/*
526 * mac interrupt handler
527 */
528static irqreturn_t bcm_enet_isr_mac(int irq, void *dev_id)
529{
530 struct net_device *dev;
531 struct bcm_enet_priv *priv;
532 u32 stat;
533
534 dev = dev_id;
535 priv = netdev_priv(dev);
536
537 stat = enet_readl(priv, ENET_IR_REG);
538 if (!(stat & ENET_IR_MIB))
539 return IRQ_NONE;
540
541 /* clear & mask interrupt */
542 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
543 enet_writel(priv, 0, ENET_IRMASK_REG);
544
545 /* read mib registers in workqueue */
546 schedule_work(&priv->mib_update_task);
547
548 return IRQ_HANDLED;
549}
550
551/*
552 * rx/tx dma interrupt handler
553 */
554static irqreturn_t bcm_enet_isr_dma(int irq, void *dev_id)
555{
556 struct net_device *dev;
557 struct bcm_enet_priv *priv;
558
559 dev = dev_id;
560 priv = netdev_priv(dev);
561
562 /* mask rx/tx interrupts */
563 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
564 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
565
566 napi_schedule(&priv->napi);
567
568 return IRQ_HANDLED;
569}
570
571/*
572 * tx request callback
573 */
574static int bcm_enet_start_xmit(struct sk_buff *skb, struct net_device *dev)
575{
576 struct bcm_enet_priv *priv;
577 struct bcm_enet_desc *desc;
578 u32 len_stat;
579 int ret;
580
581 priv = netdev_priv(dev);
582
583 /* lock against tx reclaim */
584 spin_lock(&priv->tx_lock);
585
586 /* make sure the tx hw queue is not full, should not happen
587 * since we stop queue before it's the case */
588 if (unlikely(!priv->tx_desc_count)) {
589 netif_stop_queue(dev);
590 dev_err(&priv->pdev->dev, "xmit called with no tx desc "
591 "available?\n");
592 ret = NETDEV_TX_BUSY;
593 goto out_unlock;
594 }
595
596 /* pad small packets sent on a switch device */
597 if (priv->enet_is_sw && skb->len < 64) {
598 int needed = 64 - skb->len;
599 char *data;
600
601 if (unlikely(skb_tailroom(skb) < needed)) {
602 struct sk_buff *nskb;
603
604 nskb = skb_copy_expand(skb, 0, needed, GFP_ATOMIC);
605 if (!nskb) {
606 ret = NETDEV_TX_BUSY;
607 goto out_unlock;
608 }
609 dev_kfree_skb(skb);
610 skb = nskb;
611 }
612 data = skb_put(skb, needed);
613 memset(data, 0, needed);
614 }
615
616 /* point to the next available desc */
617 desc = &priv->tx_desc_cpu[priv->tx_curr_desc];
618 priv->tx_skb[priv->tx_curr_desc] = skb;
619
620 /* fill descriptor */
621 desc->address = dma_map_single(&priv->pdev->dev, skb->data, skb->len,
622 DMA_TO_DEVICE);
623
624 len_stat = (skb->len << DMADESC_LENGTH_SHIFT) & DMADESC_LENGTH_MASK;
625 len_stat |= (DMADESC_ESOP_MASK >> priv->dma_desc_shift) |
626 DMADESC_APPEND_CRC |
627 DMADESC_OWNER_MASK;
628
629 priv->tx_curr_desc++;
630 if (priv->tx_curr_desc == priv->tx_ring_size) {
631 priv->tx_curr_desc = 0;
632 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
633 }
634 priv->tx_desc_count--;
635
636 /* dma might be already polling, make sure we update desc
637 * fields in correct order */
638 wmb();
639 desc->len_stat = len_stat;
640 wmb();
641
642 /* kick tx dma */
643 enet_dmac_writel(priv, priv->dma_chan_en_mask,
644 ENETDMAC_CHANCFG, priv->tx_chan);
645
646 /* stop queue if no more desc available */
647 if (!priv->tx_desc_count)
648 netif_stop_queue(dev);
649
650 dev->stats.tx_bytes += skb->len;
651 dev->stats.tx_packets++;
652 ret = NETDEV_TX_OK;
653
654out_unlock:
655 spin_unlock(&priv->tx_lock);
656 return ret;
657}
658
659/*
660 * Change the interface's mac address.
661 */
662static int bcm_enet_set_mac_address(struct net_device *dev, void *p)
663{
664 struct bcm_enet_priv *priv;
665 struct sockaddr *addr = p;
666 u32 val;
667
668 priv = netdev_priv(dev);
669 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
670
671 /* use perfect match register 0 to store my mac address */
672 val = (dev->dev_addr[2] << 24) | (dev->dev_addr[3] << 16) |
673 (dev->dev_addr[4] << 8) | dev->dev_addr[5];
674 enet_writel(priv, val, ENET_PML_REG(0));
675
676 val = (dev->dev_addr[0] << 8 | dev->dev_addr[1]);
677 val |= ENET_PMH_DATAVALID_MASK;
678 enet_writel(priv, val, ENET_PMH_REG(0));
679
680 return 0;
681}
682
683/*
684 * Change rx mode (promiscuous/allmulti) and update multicast list
685 */
686static void bcm_enet_set_multicast_list(struct net_device *dev)
687{
688 struct bcm_enet_priv *priv;
689 struct netdev_hw_addr *ha;
690 u32 val;
691 int i;
692
693 priv = netdev_priv(dev);
694
695 val = enet_readl(priv, ENET_RXCFG_REG);
696
697 if (dev->flags & IFF_PROMISC)
698 val |= ENET_RXCFG_PROMISC_MASK;
699 else
700 val &= ~ENET_RXCFG_PROMISC_MASK;
701
702 /* only 3 perfect match registers left, first one is used for
703 * own mac address */
704 if ((dev->flags & IFF_ALLMULTI) || netdev_mc_count(dev) > 3)
705 val |= ENET_RXCFG_ALLMCAST_MASK;
706 else
707 val &= ~ENET_RXCFG_ALLMCAST_MASK;
708
709 /* no need to set perfect match registers if we catch all
710 * multicast */
711 if (val & ENET_RXCFG_ALLMCAST_MASK) {
712 enet_writel(priv, val, ENET_RXCFG_REG);
713 return;
714 }
715
716 i = 0;
717 netdev_for_each_mc_addr(ha, dev) {
718 u8 *dmi_addr;
719 u32 tmp;
720
721 if (i == 3)
722 break;
723 /* update perfect match registers */
724 dmi_addr = ha->addr;
725 tmp = (dmi_addr[2] << 24) | (dmi_addr[3] << 16) |
726 (dmi_addr[4] << 8) | dmi_addr[5];
727 enet_writel(priv, tmp, ENET_PML_REG(i + 1));
728
729 tmp = (dmi_addr[0] << 8 | dmi_addr[1]);
730 tmp |= ENET_PMH_DATAVALID_MASK;
731 enet_writel(priv, tmp, ENET_PMH_REG(i++ + 1));
732 }
733
734 for (; i < 3; i++) {
735 enet_writel(priv, 0, ENET_PML_REG(i + 1));
736 enet_writel(priv, 0, ENET_PMH_REG(i + 1));
737 }
738
739 enet_writel(priv, val, ENET_RXCFG_REG);
740}
741
742/*
743 * set mac duplex parameters
744 */
745static void bcm_enet_set_duplex(struct bcm_enet_priv *priv, int fullduplex)
746{
747 u32 val;
748
749 val = enet_readl(priv, ENET_TXCTL_REG);
750 if (fullduplex)
751 val |= ENET_TXCTL_FD_MASK;
752 else
753 val &= ~ENET_TXCTL_FD_MASK;
754 enet_writel(priv, val, ENET_TXCTL_REG);
755}
756
757/*
758 * set mac flow control parameters
759 */
760static void bcm_enet_set_flow(struct bcm_enet_priv *priv, int rx_en, int tx_en)
761{
762 u32 val;
763
764 /* rx flow control (pause frame handling) */
765 val = enet_readl(priv, ENET_RXCFG_REG);
766 if (rx_en)
767 val |= ENET_RXCFG_ENFLOW_MASK;
768 else
769 val &= ~ENET_RXCFG_ENFLOW_MASK;
770 enet_writel(priv, val, ENET_RXCFG_REG);
771
772 if (!priv->dma_has_sram)
773 return;
774
775 /* tx flow control (pause frame generation) */
776 val = enet_dma_readl(priv, ENETDMA_CFG_REG);
777 if (tx_en)
778 val |= ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
779 else
780 val &= ~ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
781 enet_dma_writel(priv, val, ENETDMA_CFG_REG);
782}
783
784/*
785 * link changed callback (from phylib)
786 */
787static void bcm_enet_adjust_phy_link(struct net_device *dev)
788{
789 struct bcm_enet_priv *priv;
790 struct phy_device *phydev;
791 int status_changed;
792
793 priv = netdev_priv(dev);
794 phydev = priv->phydev;
795 status_changed = 0;
796
797 if (priv->old_link != phydev->link) {
798 status_changed = 1;
799 priv->old_link = phydev->link;
800 }
801
802 /* reflect duplex change in mac configuration */
803 if (phydev->link && phydev->duplex != priv->old_duplex) {
804 bcm_enet_set_duplex(priv,
805 (phydev->duplex == DUPLEX_FULL) ? 1 : 0);
806 status_changed = 1;
807 priv->old_duplex = phydev->duplex;
808 }
809
810 /* enable flow control if remote advertise it (trust phylib to
811 * check that duplex is full */
812 if (phydev->link && phydev->pause != priv->old_pause) {
813 int rx_pause_en, tx_pause_en;
814
815 if (phydev->pause) {
816 /* pause was advertised by lpa and us */
817 rx_pause_en = 1;
818 tx_pause_en = 1;
819 } else if (!priv->pause_auto) {
820 /* pause setting overrided by user */
821 rx_pause_en = priv->pause_rx;
822 tx_pause_en = priv->pause_tx;
823 } else {
824 rx_pause_en = 0;
825 tx_pause_en = 0;
826 }
827
828 bcm_enet_set_flow(priv, rx_pause_en, tx_pause_en);
829 status_changed = 1;
830 priv->old_pause = phydev->pause;
831 }
832
833 if (status_changed) {
834 pr_info("%s: link %s", dev->name, phydev->link ?
835 "UP" : "DOWN");
836 if (phydev->link)
837 pr_cont(" - %d/%s - flow control %s", phydev->speed,
838 DUPLEX_FULL == phydev->duplex ? "full" : "half",
839 phydev->pause == 1 ? "rx&tx" : "off");
840
841 pr_cont("\n");
842 }
843}
844
845/*
846 * link changed callback (if phylib is not used)
847 */
848static void bcm_enet_adjust_link(struct net_device *dev)
849{
850 struct bcm_enet_priv *priv;
851
852 priv = netdev_priv(dev);
853 bcm_enet_set_duplex(priv, priv->force_duplex_full);
854 bcm_enet_set_flow(priv, priv->pause_rx, priv->pause_tx);
855 netif_carrier_on(dev);
856
857 pr_info("%s: link forced UP - %d/%s - flow control %s/%s\n",
858 dev->name,
859 priv->force_speed_100 ? 100 : 10,
860 priv->force_duplex_full ? "full" : "half",
861 priv->pause_rx ? "rx" : "off",
862 priv->pause_tx ? "tx" : "off");
863}
864
865/*
866 * open callback, allocate dma rings & buffers and start rx operation
867 */
868static int bcm_enet_open(struct net_device *dev)
869{
870 struct bcm_enet_priv *priv;
871 struct sockaddr addr;
872 struct device *kdev;
873 struct phy_device *phydev;
874 int i, ret;
875 unsigned int size;
876 char phy_id[MII_BUS_ID_SIZE + 3];
877 void *p;
878 u32 val;
879
880 priv = netdev_priv(dev);
881 kdev = &priv->pdev->dev;
882
883 if (priv->has_phy) {
884 /* connect to PHY */
885 snprintf(phy_id, sizeof(phy_id), PHY_ID_FMT,
886 priv->mii_bus->id, priv->phy_id);
887
888 phydev = phy_connect(dev, phy_id, bcm_enet_adjust_phy_link,
889 PHY_INTERFACE_MODE_MII);
890
891 if (IS_ERR(phydev)) {
892 dev_err(kdev, "could not attach to PHY\n");
893 return PTR_ERR(phydev);
894 }
895
896 /* mask with MAC supported features */
897 phydev->supported &= (SUPPORTED_10baseT_Half |
898 SUPPORTED_10baseT_Full |
899 SUPPORTED_100baseT_Half |
900 SUPPORTED_100baseT_Full |
901 SUPPORTED_Autoneg |
902 SUPPORTED_Pause |
903 SUPPORTED_MII);
904 phydev->advertising = phydev->supported;
905
906 if (priv->pause_auto && priv->pause_rx && priv->pause_tx)
907 phydev->advertising |= SUPPORTED_Pause;
908 else
909 phydev->advertising &= ~SUPPORTED_Pause;
910
911 dev_info(kdev, "attached PHY at address %d [%s]\n",
912 phydev->addr, phydev->drv->name);
913
914 priv->old_link = 0;
915 priv->old_duplex = -1;
916 priv->old_pause = -1;
917 priv->phydev = phydev;
918 }
919
920 /* mask all interrupts and request them */
921 enet_writel(priv, 0, ENET_IRMASK_REG);
922 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
923 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
924
925 ret = request_irq(dev->irq, bcm_enet_isr_mac, 0, dev->name, dev);
926 if (ret)
927 goto out_phy_disconnect;
928
929 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma, 0,
930 dev->name, dev);
931 if (ret)
932 goto out_freeirq;
933
934 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
935 0, dev->name, dev);
936 if (ret)
937 goto out_freeirq_rx;
938
939 /* initialize perfect match registers */
940 for (i = 0; i < 4; i++) {
941 enet_writel(priv, 0, ENET_PML_REG(i));
942 enet_writel(priv, 0, ENET_PMH_REG(i));
943 }
944
945 /* write device mac address */
946 memcpy(addr.sa_data, dev->dev_addr, ETH_ALEN);
947 bcm_enet_set_mac_address(dev, &addr);
948
949 /* allocate rx dma ring */
950 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
951 p = dma_zalloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
952 if (!p) {
953 ret = -ENOMEM;
954 goto out_freeirq_tx;
955 }
956
957 priv->rx_desc_alloc_size = size;
958 priv->rx_desc_cpu = p;
959
960 /* allocate tx dma ring */
961 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
962 p = dma_zalloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
963 if (!p) {
964 ret = -ENOMEM;
965 goto out_free_rx_ring;
966 }
967
968 priv->tx_desc_alloc_size = size;
969 priv->tx_desc_cpu = p;
970
971 priv->tx_skb = kcalloc(priv->tx_ring_size, sizeof(struct sk_buff *),
972 GFP_KERNEL);
973 if (!priv->tx_skb) {
974 ret = -ENOMEM;
975 goto out_free_tx_ring;
976 }
977
978 priv->tx_desc_count = priv->tx_ring_size;
979 priv->tx_dirty_desc = 0;
980 priv->tx_curr_desc = 0;
981 spin_lock_init(&priv->tx_lock);
982
983 /* init & fill rx ring with skbs */
984 priv->rx_skb = kcalloc(priv->rx_ring_size, sizeof(struct sk_buff *),
985 GFP_KERNEL);
986 if (!priv->rx_skb) {
987 ret = -ENOMEM;
988 goto out_free_tx_skb;
989 }
990
991 priv->rx_desc_count = 0;
992 priv->rx_dirty_desc = 0;
993 priv->rx_curr_desc = 0;
994
995 /* initialize flow control buffer allocation */
996 if (priv->dma_has_sram)
997 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
998 ENETDMA_BUFALLOC_REG(priv->rx_chan));
999 else
1000 enet_dmac_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
1001 ENETDMAC_BUFALLOC, priv->rx_chan);
1002
1003 if (bcm_enet_refill_rx(dev)) {
1004 dev_err(kdev, "cannot allocate rx skb queue\n");
1005 ret = -ENOMEM;
1006 goto out;
1007 }
1008
1009 /* write rx & tx ring addresses */
1010 if (priv->dma_has_sram) {
1011 enet_dmas_writel(priv, priv->rx_desc_dma,
1012 ENETDMAS_RSTART_REG, priv->rx_chan);
1013 enet_dmas_writel(priv, priv->tx_desc_dma,
1014 ENETDMAS_RSTART_REG, priv->tx_chan);
1015 } else {
1016 enet_dmac_writel(priv, priv->rx_desc_dma,
1017 ENETDMAC_RSTART, priv->rx_chan);
1018 enet_dmac_writel(priv, priv->tx_desc_dma,
1019 ENETDMAC_RSTART, priv->tx_chan);
1020 }
1021
1022 /* clear remaining state ram for rx & tx channel */
1023 if (priv->dma_has_sram) {
1024 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
1025 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
1026 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
1027 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
1028 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
1029 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
1030 } else {
1031 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->rx_chan);
1032 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->tx_chan);
1033 }
1034
1035 /* set max rx/tx length */
1036 enet_writel(priv, priv->hw_mtu, ENET_RXMAXLEN_REG);
1037 enet_writel(priv, priv->hw_mtu, ENET_TXMAXLEN_REG);
1038
1039 /* set dma maximum burst len */
1040 enet_dmac_writel(priv, priv->dma_maxburst,
1041 ENETDMAC_MAXBURST, priv->rx_chan);
1042 enet_dmac_writel(priv, priv->dma_maxburst,
1043 ENETDMAC_MAXBURST, priv->tx_chan);
1044
1045 /* set correct transmit fifo watermark */
1046 enet_writel(priv, BCMENET_TX_FIFO_TRESH, ENET_TXWMARK_REG);
1047
1048 /* set flow control low/high threshold to 1/3 / 2/3 */
1049 if (priv->dma_has_sram) {
1050 val = priv->rx_ring_size / 3;
1051 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
1052 val = (priv->rx_ring_size * 2) / 3;
1053 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
1054 } else {
1055 enet_dmac_writel(priv, 5, ENETDMAC_FC, priv->rx_chan);
1056 enet_dmac_writel(priv, priv->rx_ring_size, ENETDMAC_LEN, priv->rx_chan);
1057 enet_dmac_writel(priv, priv->tx_ring_size, ENETDMAC_LEN, priv->tx_chan);
1058 }
1059
1060 /* all set, enable mac and interrupts, start dma engine and
1061 * kick rx dma channel */
1062 wmb();
1063 val = enet_readl(priv, ENET_CTL_REG);
1064 val |= ENET_CTL_ENABLE_MASK;
1065 enet_writel(priv, val, ENET_CTL_REG);
1066 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
1067 enet_dmac_writel(priv, priv->dma_chan_en_mask,
1068 ENETDMAC_CHANCFG, priv->rx_chan);
1069
1070 /* watch "mib counters about to overflow" interrupt */
1071 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
1072 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1073
1074 /* watch "packet transferred" interrupt in rx and tx */
1075 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1076 ENETDMAC_IR, priv->rx_chan);
1077 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1078 ENETDMAC_IR, priv->tx_chan);
1079
1080 /* make sure we enable napi before rx interrupt */
1081 napi_enable(&priv->napi);
1082
1083 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1084 ENETDMAC_IRMASK, priv->rx_chan);
1085 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1086 ENETDMAC_IRMASK, priv->tx_chan);
1087
1088 if (priv->has_phy)
1089 phy_start(priv->phydev);
1090 else
1091 bcm_enet_adjust_link(dev);
1092
1093 netif_start_queue(dev);
1094 return 0;
1095
1096out:
1097 for (i = 0; i < priv->rx_ring_size; i++) {
1098 struct bcm_enet_desc *desc;
1099
1100 if (!priv->rx_skb[i])
1101 continue;
1102
1103 desc = &priv->rx_desc_cpu[i];
1104 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
1105 DMA_FROM_DEVICE);
1106 kfree_skb(priv->rx_skb[i]);
1107 }
1108 kfree(priv->rx_skb);
1109
1110out_free_tx_skb:
1111 kfree(priv->tx_skb);
1112
1113out_free_tx_ring:
1114 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1115 priv->tx_desc_cpu, priv->tx_desc_dma);
1116
1117out_free_rx_ring:
1118 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1119 priv->rx_desc_cpu, priv->rx_desc_dma);
1120
1121out_freeirq_tx:
1122 free_irq(priv->irq_tx, dev);
1123
1124out_freeirq_rx:
1125 free_irq(priv->irq_rx, dev);
1126
1127out_freeirq:
1128 free_irq(dev->irq, dev);
1129
1130out_phy_disconnect:
1131 phy_disconnect(priv->phydev);
1132
1133 return ret;
1134}
1135
1136/*
1137 * disable mac
1138 */
1139static void bcm_enet_disable_mac(struct bcm_enet_priv *priv)
1140{
1141 int limit;
1142 u32 val;
1143
1144 val = enet_readl(priv, ENET_CTL_REG);
1145 val |= ENET_CTL_DISABLE_MASK;
1146 enet_writel(priv, val, ENET_CTL_REG);
1147
1148 limit = 1000;
1149 do {
1150 u32 val;
1151
1152 val = enet_readl(priv, ENET_CTL_REG);
1153 if (!(val & ENET_CTL_DISABLE_MASK))
1154 break;
1155 udelay(1);
1156 } while (limit--);
1157}
1158
1159/*
1160 * disable dma in given channel
1161 */
1162static void bcm_enet_disable_dma(struct bcm_enet_priv *priv, int chan)
1163{
1164 int limit;
1165
1166 enet_dmac_writel(priv, 0, ENETDMAC_CHANCFG, chan);
1167
1168 limit = 1000;
1169 do {
1170 u32 val;
1171
1172 val = enet_dmac_readl(priv, ENETDMAC_CHANCFG, chan);
1173 if (!(val & ENETDMAC_CHANCFG_EN_MASK))
1174 break;
1175 udelay(1);
1176 } while (limit--);
1177}
1178
1179/*
1180 * stop callback
1181 */
1182static int bcm_enet_stop(struct net_device *dev)
1183{
1184 struct bcm_enet_priv *priv;
1185 struct device *kdev;
1186 int i;
1187
1188 priv = netdev_priv(dev);
1189 kdev = &priv->pdev->dev;
1190
1191 netif_stop_queue(dev);
1192 napi_disable(&priv->napi);
1193 if (priv->has_phy)
1194 phy_stop(priv->phydev);
1195 del_timer_sync(&priv->rx_timeout);
1196
1197 /* mask all interrupts */
1198 enet_writel(priv, 0, ENET_IRMASK_REG);
1199 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
1200 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
1201
1202 /* make sure no mib update is scheduled */
1203 cancel_work_sync(&priv->mib_update_task);
1204
1205 /* disable dma & mac */
1206 bcm_enet_disable_dma(priv, priv->tx_chan);
1207 bcm_enet_disable_dma(priv, priv->rx_chan);
1208 bcm_enet_disable_mac(priv);
1209
1210 /* force reclaim of all tx buffers */
1211 bcm_enet_tx_reclaim(dev, 1);
1212
1213 /* free the rx skb ring */
1214 for (i = 0; i < priv->rx_ring_size; i++) {
1215 struct bcm_enet_desc *desc;
1216
1217 if (!priv->rx_skb[i])
1218 continue;
1219
1220 desc = &priv->rx_desc_cpu[i];
1221 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
1222 DMA_FROM_DEVICE);
1223 kfree_skb(priv->rx_skb[i]);
1224 }
1225
1226 /* free remaining allocated memory */
1227 kfree(priv->rx_skb);
1228 kfree(priv->tx_skb);
1229 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1230 priv->rx_desc_cpu, priv->rx_desc_dma);
1231 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1232 priv->tx_desc_cpu, priv->tx_desc_dma);
1233 free_irq(priv->irq_tx, dev);
1234 free_irq(priv->irq_rx, dev);
1235 free_irq(dev->irq, dev);
1236
1237 /* release phy */
1238 if (priv->has_phy) {
1239 phy_disconnect(priv->phydev);
1240 priv->phydev = NULL;
1241 }
1242
1243 return 0;
1244}
1245
1246/*
1247 * ethtool callbacks
1248 */
1249struct bcm_enet_stats {
1250 char stat_string[ETH_GSTRING_LEN];
1251 int sizeof_stat;
1252 int stat_offset;
1253 int mib_reg;
1254};
1255
1256#define GEN_STAT(m) sizeof(((struct bcm_enet_priv *)0)->m), \
1257 offsetof(struct bcm_enet_priv, m)
1258#define DEV_STAT(m) sizeof(((struct net_device_stats *)0)->m), \
1259 offsetof(struct net_device_stats, m)
1260
1261static const struct bcm_enet_stats bcm_enet_gstrings_stats[] = {
1262 { "rx_packets", DEV_STAT(rx_packets), -1 },
1263 { "tx_packets", DEV_STAT(tx_packets), -1 },
1264 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
1265 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
1266 { "rx_errors", DEV_STAT(rx_errors), -1 },
1267 { "tx_errors", DEV_STAT(tx_errors), -1 },
1268 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
1269 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
1270
1271 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETH_MIB_RX_GD_OCTETS},
1272 { "rx_good_pkts", GEN_STAT(mib.rx_gd_pkts), ETH_MIB_RX_GD_PKTS },
1273 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETH_MIB_RX_BRDCAST },
1274 { "rx_multicast", GEN_STAT(mib.rx_mult), ETH_MIB_RX_MULT },
1275 { "rx_64_octets", GEN_STAT(mib.rx_64), ETH_MIB_RX_64 },
1276 { "rx_65_127_oct", GEN_STAT(mib.rx_65_127), ETH_MIB_RX_65_127 },
1277 { "rx_128_255_oct", GEN_STAT(mib.rx_128_255), ETH_MIB_RX_128_255 },
1278 { "rx_256_511_oct", GEN_STAT(mib.rx_256_511), ETH_MIB_RX_256_511 },
1279 { "rx_512_1023_oct", GEN_STAT(mib.rx_512_1023), ETH_MIB_RX_512_1023 },
1280 { "rx_1024_max_oct", GEN_STAT(mib.rx_1024_max), ETH_MIB_RX_1024_MAX },
1281 { "rx_jabber", GEN_STAT(mib.rx_jab), ETH_MIB_RX_JAB },
1282 { "rx_oversize", GEN_STAT(mib.rx_ovr), ETH_MIB_RX_OVR },
1283 { "rx_fragment", GEN_STAT(mib.rx_frag), ETH_MIB_RX_FRAG },
1284 { "rx_dropped", GEN_STAT(mib.rx_drop), ETH_MIB_RX_DROP },
1285 { "rx_crc_align", GEN_STAT(mib.rx_crc_align), ETH_MIB_RX_CRC_ALIGN },
1286 { "rx_undersize", GEN_STAT(mib.rx_und), ETH_MIB_RX_UND },
1287 { "rx_crc", GEN_STAT(mib.rx_crc), ETH_MIB_RX_CRC },
1288 { "rx_align", GEN_STAT(mib.rx_align), ETH_MIB_RX_ALIGN },
1289 { "rx_symbol_error", GEN_STAT(mib.rx_sym), ETH_MIB_RX_SYM },
1290 { "rx_pause", GEN_STAT(mib.rx_pause), ETH_MIB_RX_PAUSE },
1291 { "rx_control", GEN_STAT(mib.rx_cntrl), ETH_MIB_RX_CNTRL },
1292
1293 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETH_MIB_TX_GD_OCTETS },
1294 { "tx_good_pkts", GEN_STAT(mib.tx_gd_pkts), ETH_MIB_TX_GD_PKTS },
1295 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETH_MIB_TX_BRDCAST },
1296 { "tx_multicast", GEN_STAT(mib.tx_mult), ETH_MIB_TX_MULT },
1297 { "tx_64_oct", GEN_STAT(mib.tx_64), ETH_MIB_TX_64 },
1298 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETH_MIB_TX_65_127 },
1299 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETH_MIB_TX_128_255 },
1300 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETH_MIB_TX_256_511 },
1301 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETH_MIB_TX_512_1023},
1302 { "tx_1024_max_oct", GEN_STAT(mib.tx_1024_max), ETH_MIB_TX_1024_MAX },
1303 { "tx_jabber", GEN_STAT(mib.tx_jab), ETH_MIB_TX_JAB },
1304 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETH_MIB_TX_OVR },
1305 { "tx_fragment", GEN_STAT(mib.tx_frag), ETH_MIB_TX_FRAG },
1306 { "tx_underrun", GEN_STAT(mib.tx_underrun), ETH_MIB_TX_UNDERRUN },
1307 { "tx_collisions", GEN_STAT(mib.tx_col), ETH_MIB_TX_COL },
1308 { "tx_single_collision", GEN_STAT(mib.tx_1_col), ETH_MIB_TX_1_COL },
1309 { "tx_multiple_collision", GEN_STAT(mib.tx_m_col), ETH_MIB_TX_M_COL },
1310 { "tx_excess_collision", GEN_STAT(mib.tx_ex_col), ETH_MIB_TX_EX_COL },
1311 { "tx_late_collision", GEN_STAT(mib.tx_late), ETH_MIB_TX_LATE },
1312 { "tx_deferred", GEN_STAT(mib.tx_def), ETH_MIB_TX_DEF },
1313 { "tx_carrier_sense", GEN_STAT(mib.tx_crs), ETH_MIB_TX_CRS },
1314 { "tx_pause", GEN_STAT(mib.tx_pause), ETH_MIB_TX_PAUSE },
1315
1316};
1317
1318#define BCM_ENET_STATS_LEN \
1319 (sizeof(bcm_enet_gstrings_stats) / sizeof(struct bcm_enet_stats))
1320
1321static const u32 unused_mib_regs[] = {
1322 ETH_MIB_TX_ALL_OCTETS,
1323 ETH_MIB_TX_ALL_PKTS,
1324 ETH_MIB_RX_ALL_OCTETS,
1325 ETH_MIB_RX_ALL_PKTS,
1326};
1327
1328
1329static void bcm_enet_get_drvinfo(struct net_device *netdev,
1330 struct ethtool_drvinfo *drvinfo)
1331{
1332 strlcpy(drvinfo->driver, bcm_enet_driver_name, sizeof(drvinfo->driver));
1333 strlcpy(drvinfo->version, bcm_enet_driver_version,
1334 sizeof(drvinfo->version));
1335 strlcpy(drvinfo->fw_version, "N/A", sizeof(drvinfo->fw_version));
1336 strlcpy(drvinfo->bus_info, "bcm63xx", sizeof(drvinfo->bus_info));
1337 drvinfo->n_stats = BCM_ENET_STATS_LEN;
1338}
1339
1340static int bcm_enet_get_sset_count(struct net_device *netdev,
1341 int string_set)
1342{
1343 switch (string_set) {
1344 case ETH_SS_STATS:
1345 return BCM_ENET_STATS_LEN;
1346 default:
1347 return -EINVAL;
1348 }
1349}
1350
1351static void bcm_enet_get_strings(struct net_device *netdev,
1352 u32 stringset, u8 *data)
1353{
1354 int i;
1355
1356 switch (stringset) {
1357 case ETH_SS_STATS:
1358 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1359 memcpy(data + i * ETH_GSTRING_LEN,
1360 bcm_enet_gstrings_stats[i].stat_string,
1361 ETH_GSTRING_LEN);
1362 }
1363 break;
1364 }
1365}
1366
1367static void update_mib_counters(struct bcm_enet_priv *priv)
1368{
1369 int i;
1370
1371 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1372 const struct bcm_enet_stats *s;
1373 u32 val;
1374 char *p;
1375
1376 s = &bcm_enet_gstrings_stats[i];
1377 if (s->mib_reg == -1)
1378 continue;
1379
1380 val = enet_readl(priv, ENET_MIB_REG(s->mib_reg));
1381 p = (char *)priv + s->stat_offset;
1382
1383 if (s->sizeof_stat == sizeof(u64))
1384 *(u64 *)p += val;
1385 else
1386 *(u32 *)p += val;
1387 }
1388
1389 /* also empty unused mib counters to make sure mib counter
1390 * overflow interrupt is cleared */
1391 for (i = 0; i < ARRAY_SIZE(unused_mib_regs); i++)
1392 (void)enet_readl(priv, ENET_MIB_REG(unused_mib_regs[i]));
1393}
1394
1395static void bcm_enet_update_mib_counters_defer(struct work_struct *t)
1396{
1397 struct bcm_enet_priv *priv;
1398
1399 priv = container_of(t, struct bcm_enet_priv, mib_update_task);
1400 mutex_lock(&priv->mib_update_lock);
1401 update_mib_counters(priv);
1402 mutex_unlock(&priv->mib_update_lock);
1403
1404 /* reenable mib interrupt */
1405 if (netif_running(priv->net_dev))
1406 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1407}
1408
1409static void bcm_enet_get_ethtool_stats(struct net_device *netdev,
1410 struct ethtool_stats *stats,
1411 u64 *data)
1412{
1413 struct bcm_enet_priv *priv;
1414 int i;
1415
1416 priv = netdev_priv(netdev);
1417
1418 mutex_lock(&priv->mib_update_lock);
1419 update_mib_counters(priv);
1420
1421 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1422 const struct bcm_enet_stats *s;
1423 char *p;
1424
1425 s = &bcm_enet_gstrings_stats[i];
1426 if (s->mib_reg == -1)
1427 p = (char *)&netdev->stats;
1428 else
1429 p = (char *)priv;
1430 p += s->stat_offset;
1431 data[i] = (s->sizeof_stat == sizeof(u64)) ?
1432 *(u64 *)p : *(u32 *)p;
1433 }
1434 mutex_unlock(&priv->mib_update_lock);
1435}
1436
1437static int bcm_enet_nway_reset(struct net_device *dev)
1438{
1439 struct bcm_enet_priv *priv;
1440
1441 priv = netdev_priv(dev);
1442 if (priv->has_phy) {
1443 if (!priv->phydev)
1444 return -ENODEV;
1445 return genphy_restart_aneg(priv->phydev);
1446 }
1447
1448 return -EOPNOTSUPP;
1449}
1450
1451static int bcm_enet_get_settings(struct net_device *dev,
1452 struct ethtool_cmd *cmd)
1453{
1454 struct bcm_enet_priv *priv;
1455
1456 priv = netdev_priv(dev);
1457
1458 cmd->maxrxpkt = 0;
1459 cmd->maxtxpkt = 0;
1460
1461 if (priv->has_phy) {
1462 if (!priv->phydev)
1463 return -ENODEV;
1464 return phy_ethtool_gset(priv->phydev, cmd);
1465 } else {
1466 cmd->autoneg = 0;
1467 ethtool_cmd_speed_set(cmd, ((priv->force_speed_100)
1468 ? SPEED_100 : SPEED_10));
1469 cmd->duplex = (priv->force_duplex_full) ?
1470 DUPLEX_FULL : DUPLEX_HALF;
1471 cmd->supported = ADVERTISED_10baseT_Half |
1472 ADVERTISED_10baseT_Full |
1473 ADVERTISED_100baseT_Half |
1474 ADVERTISED_100baseT_Full;
1475 cmd->advertising = 0;
1476 cmd->port = PORT_MII;
1477 cmd->transceiver = XCVR_EXTERNAL;
1478 }
1479 return 0;
1480}
1481
1482static int bcm_enet_set_settings(struct net_device *dev,
1483 struct ethtool_cmd *cmd)
1484{
1485 struct bcm_enet_priv *priv;
1486
1487 priv = netdev_priv(dev);
1488 if (priv->has_phy) {
1489 if (!priv->phydev)
1490 return -ENODEV;
1491 return phy_ethtool_sset(priv->phydev, cmd);
1492 } else {
1493
1494 if (cmd->autoneg ||
1495 (cmd->speed != SPEED_100 && cmd->speed != SPEED_10) ||
1496 cmd->port != PORT_MII)
1497 return -EINVAL;
1498
1499 priv->force_speed_100 = (cmd->speed == SPEED_100) ? 1 : 0;
1500 priv->force_duplex_full = (cmd->duplex == DUPLEX_FULL) ? 1 : 0;
1501
1502 if (netif_running(dev))
1503 bcm_enet_adjust_link(dev);
1504 return 0;
1505 }
1506}
1507
1508static void bcm_enet_get_ringparam(struct net_device *dev,
1509 struct ethtool_ringparam *ering)
1510{
1511 struct bcm_enet_priv *priv;
1512
1513 priv = netdev_priv(dev);
1514
1515 /* rx/tx ring is actually only limited by memory */
1516 ering->rx_max_pending = 8192;
1517 ering->tx_max_pending = 8192;
1518 ering->rx_pending = priv->rx_ring_size;
1519 ering->tx_pending = priv->tx_ring_size;
1520}
1521
1522static int bcm_enet_set_ringparam(struct net_device *dev,
1523 struct ethtool_ringparam *ering)
1524{
1525 struct bcm_enet_priv *priv;
1526 int was_running;
1527
1528 priv = netdev_priv(dev);
1529
1530 was_running = 0;
1531 if (netif_running(dev)) {
1532 bcm_enet_stop(dev);
1533 was_running = 1;
1534 }
1535
1536 priv->rx_ring_size = ering->rx_pending;
1537 priv->tx_ring_size = ering->tx_pending;
1538
1539 if (was_running) {
1540 int err;
1541
1542 err = bcm_enet_open(dev);
1543 if (err)
1544 dev_close(dev);
1545 else
1546 bcm_enet_set_multicast_list(dev);
1547 }
1548 return 0;
1549}
1550
1551static void bcm_enet_get_pauseparam(struct net_device *dev,
1552 struct ethtool_pauseparam *ecmd)
1553{
1554 struct bcm_enet_priv *priv;
1555
1556 priv = netdev_priv(dev);
1557 ecmd->autoneg = priv->pause_auto;
1558 ecmd->rx_pause = priv->pause_rx;
1559 ecmd->tx_pause = priv->pause_tx;
1560}
1561
1562static int bcm_enet_set_pauseparam(struct net_device *dev,
1563 struct ethtool_pauseparam *ecmd)
1564{
1565 struct bcm_enet_priv *priv;
1566
1567 priv = netdev_priv(dev);
1568
1569 if (priv->has_phy) {
1570 if (ecmd->autoneg && (ecmd->rx_pause != ecmd->tx_pause)) {
1571 /* asymetric pause mode not supported,
1572 * actually possible but integrated PHY has RO
1573 * asym_pause bit */
1574 return -EINVAL;
1575 }
1576 } else {
1577 /* no pause autoneg on direct mii connection */
1578 if (ecmd->autoneg)
1579 return -EINVAL;
1580 }
1581
1582 priv->pause_auto = ecmd->autoneg;
1583 priv->pause_rx = ecmd->rx_pause;
1584 priv->pause_tx = ecmd->tx_pause;
1585
1586 return 0;
1587}
1588
1589static const struct ethtool_ops bcm_enet_ethtool_ops = {
1590 .get_strings = bcm_enet_get_strings,
1591 .get_sset_count = bcm_enet_get_sset_count,
1592 .get_ethtool_stats = bcm_enet_get_ethtool_stats,
1593 .nway_reset = bcm_enet_nway_reset,
1594 .get_settings = bcm_enet_get_settings,
1595 .set_settings = bcm_enet_set_settings,
1596 .get_drvinfo = bcm_enet_get_drvinfo,
1597 .get_link = ethtool_op_get_link,
1598 .get_ringparam = bcm_enet_get_ringparam,
1599 .set_ringparam = bcm_enet_set_ringparam,
1600 .get_pauseparam = bcm_enet_get_pauseparam,
1601 .set_pauseparam = bcm_enet_set_pauseparam,
1602};
1603
1604static int bcm_enet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
1605{
1606 struct bcm_enet_priv *priv;
1607
1608 priv = netdev_priv(dev);
1609 if (priv->has_phy) {
1610 if (!priv->phydev)
1611 return -ENODEV;
1612 return phy_mii_ioctl(priv->phydev, rq, cmd);
1613 } else {
1614 struct mii_if_info mii;
1615
1616 mii.dev = dev;
1617 mii.mdio_read = bcm_enet_mdio_read_mii;
1618 mii.mdio_write = bcm_enet_mdio_write_mii;
1619 mii.phy_id = 0;
1620 mii.phy_id_mask = 0x3f;
1621 mii.reg_num_mask = 0x1f;
1622 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
1623 }
1624}
1625
1626/*
1627 * calculate actual hardware mtu
1628 */
1629static int compute_hw_mtu(struct bcm_enet_priv *priv, int mtu)
1630{
1631 int actual_mtu;
1632
1633 actual_mtu = mtu;
1634
1635 /* add ethernet header + vlan tag size */
1636 actual_mtu += VLAN_ETH_HLEN;
1637
1638 if (actual_mtu < 64 || actual_mtu > BCMENET_MAX_MTU)
1639 return -EINVAL;
1640
1641 /*
1642 * setup maximum size before we get overflow mark in
1643 * descriptor, note that this will not prevent reception of
1644 * big frames, they will be split into multiple buffers
1645 * anyway
1646 */
1647 priv->hw_mtu = actual_mtu;
1648
1649 /*
1650 * align rx buffer size to dma burst len, account FCS since
1651 * it's appended
1652 */
1653 priv->rx_skb_size = ALIGN(actual_mtu + ETH_FCS_LEN,
1654 priv->dma_maxburst * 4);
1655 return 0;
1656}
1657
1658/*
1659 * adjust mtu, can't be called while device is running
1660 */
1661static int bcm_enet_change_mtu(struct net_device *dev, int new_mtu)
1662{
1663 int ret;
1664
1665 if (netif_running(dev))
1666 return -EBUSY;
1667
1668 ret = compute_hw_mtu(netdev_priv(dev), new_mtu);
1669 if (ret)
1670 return ret;
1671 dev->mtu = new_mtu;
1672 return 0;
1673}
1674
1675/*
1676 * preinit hardware to allow mii operation while device is down
1677 */
1678static void bcm_enet_hw_preinit(struct bcm_enet_priv *priv)
1679{
1680 u32 val;
1681 int limit;
1682
1683 /* make sure mac is disabled */
1684 bcm_enet_disable_mac(priv);
1685
1686 /* soft reset mac */
1687 val = ENET_CTL_SRESET_MASK;
1688 enet_writel(priv, val, ENET_CTL_REG);
1689 wmb();
1690
1691 limit = 1000;
1692 do {
1693 val = enet_readl(priv, ENET_CTL_REG);
1694 if (!(val & ENET_CTL_SRESET_MASK))
1695 break;
1696 udelay(1);
1697 } while (limit--);
1698
1699 /* select correct mii interface */
1700 val = enet_readl(priv, ENET_CTL_REG);
1701 if (priv->use_external_mii)
1702 val |= ENET_CTL_EPHYSEL_MASK;
1703 else
1704 val &= ~ENET_CTL_EPHYSEL_MASK;
1705 enet_writel(priv, val, ENET_CTL_REG);
1706
1707 /* turn on mdc clock */
1708 enet_writel(priv, (0x1f << ENET_MIISC_MDCFREQDIV_SHIFT) |
1709 ENET_MIISC_PREAMBLEEN_MASK, ENET_MIISC_REG);
1710
1711 /* set mib counters to self-clear when read */
1712 val = enet_readl(priv, ENET_MIBCTL_REG);
1713 val |= ENET_MIBCTL_RDCLEAR_MASK;
1714 enet_writel(priv, val, ENET_MIBCTL_REG);
1715}
1716
1717static const struct net_device_ops bcm_enet_ops = {
1718 .ndo_open = bcm_enet_open,
1719 .ndo_stop = bcm_enet_stop,
1720 .ndo_start_xmit = bcm_enet_start_xmit,
1721 .ndo_set_mac_address = bcm_enet_set_mac_address,
1722 .ndo_set_rx_mode = bcm_enet_set_multicast_list,
1723 .ndo_do_ioctl = bcm_enet_ioctl,
1724 .ndo_change_mtu = bcm_enet_change_mtu,
1725};
1726
1727/*
1728 * allocate netdevice, request register memory and register device.
1729 */
1730static int bcm_enet_probe(struct platform_device *pdev)
1731{
1732 struct bcm_enet_priv *priv;
1733 struct net_device *dev;
1734 struct bcm63xx_enet_platform_data *pd;
1735 struct resource *res_mem, *res_irq, *res_irq_rx, *res_irq_tx;
1736 struct mii_bus *bus;
1737 const char *clk_name;
1738 int i, ret;
1739
1740 /* stop if shared driver failed, assume driver->probe will be
1741 * called in the same order we register devices (correct ?) */
1742 if (!bcm_enet_shared_base[0])
1743 return -ENODEV;
1744
1745 res_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1746 res_irq_rx = platform_get_resource(pdev, IORESOURCE_IRQ, 1);
1747 res_irq_tx = platform_get_resource(pdev, IORESOURCE_IRQ, 2);
1748 if (!res_irq || !res_irq_rx || !res_irq_tx)
1749 return -ENODEV;
1750
1751 ret = 0;
1752 dev = alloc_etherdev(sizeof(*priv));
1753 if (!dev)
1754 return -ENOMEM;
1755 priv = netdev_priv(dev);
1756
1757 priv->enet_is_sw = false;
1758 priv->dma_maxburst = BCMENET_DMA_MAXBURST;
1759
1760 ret = compute_hw_mtu(priv, dev->mtu);
1761 if (ret)
1762 goto out;
1763
1764 res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1765 priv->base = devm_ioremap_resource(&pdev->dev, res_mem);
1766 if (IS_ERR(priv->base)) {
1767 ret = PTR_ERR(priv->base);
1768 goto out;
1769 }
1770
1771 dev->irq = priv->irq = res_irq->start;
1772 priv->irq_rx = res_irq_rx->start;
1773 priv->irq_tx = res_irq_tx->start;
1774 priv->mac_id = pdev->id;
1775
1776 /* get rx & tx dma channel id for this mac */
1777 if (priv->mac_id == 0) {
1778 priv->rx_chan = 0;
1779 priv->tx_chan = 1;
1780 clk_name = "enet0";
1781 } else {
1782 priv->rx_chan = 2;
1783 priv->tx_chan = 3;
1784 clk_name = "enet1";
1785 }
1786
1787 priv->mac_clk = clk_get(&pdev->dev, clk_name);
1788 if (IS_ERR(priv->mac_clk)) {
1789 ret = PTR_ERR(priv->mac_clk);
1790 goto out;
1791 }
1792 clk_prepare_enable(priv->mac_clk);
1793
1794 /* initialize default and fetch platform data */
1795 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
1796 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
1797
1798 pd = dev_get_platdata(&pdev->dev);
1799 if (pd) {
1800 memcpy(dev->dev_addr, pd->mac_addr, ETH_ALEN);
1801 priv->has_phy = pd->has_phy;
1802 priv->phy_id = pd->phy_id;
1803 priv->has_phy_interrupt = pd->has_phy_interrupt;
1804 priv->phy_interrupt = pd->phy_interrupt;
1805 priv->use_external_mii = !pd->use_internal_phy;
1806 priv->pause_auto = pd->pause_auto;
1807 priv->pause_rx = pd->pause_rx;
1808 priv->pause_tx = pd->pause_tx;
1809 priv->force_duplex_full = pd->force_duplex_full;
1810 priv->force_speed_100 = pd->force_speed_100;
1811 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
1812 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
1813 priv->dma_chan_width = pd->dma_chan_width;
1814 priv->dma_has_sram = pd->dma_has_sram;
1815 priv->dma_desc_shift = pd->dma_desc_shift;
1816 }
1817
1818 if (priv->mac_id == 0 && priv->has_phy && !priv->use_external_mii) {
1819 /* using internal PHY, enable clock */
1820 priv->phy_clk = clk_get(&pdev->dev, "ephy");
1821 if (IS_ERR(priv->phy_clk)) {
1822 ret = PTR_ERR(priv->phy_clk);
1823 priv->phy_clk = NULL;
1824 goto out_put_clk_mac;
1825 }
1826 clk_prepare_enable(priv->phy_clk);
1827 }
1828
1829 /* do minimal hardware init to be able to probe mii bus */
1830 bcm_enet_hw_preinit(priv);
1831
1832 /* MII bus registration */
1833 if (priv->has_phy) {
1834
1835 priv->mii_bus = mdiobus_alloc();
1836 if (!priv->mii_bus) {
1837 ret = -ENOMEM;
1838 goto out_uninit_hw;
1839 }
1840
1841 bus = priv->mii_bus;
1842 bus->name = "bcm63xx_enet MII bus";
1843 bus->parent = &pdev->dev;
1844 bus->priv = priv;
1845 bus->read = bcm_enet_mdio_read_phylib;
1846 bus->write = bcm_enet_mdio_write_phylib;
1847 sprintf(bus->id, "%s-%d", pdev->name, priv->mac_id);
1848
1849 /* only probe bus where we think the PHY is, because
1850 * the mdio read operation return 0 instead of 0xffff
1851 * if a slave is not present on hw */
1852 bus->phy_mask = ~(1 << priv->phy_id);
1853
1854 bus->irq = devm_kzalloc(&pdev->dev, sizeof(int) * PHY_MAX_ADDR,
1855 GFP_KERNEL);
1856 if (!bus->irq) {
1857 ret = -ENOMEM;
1858 goto out_free_mdio;
1859 }
1860
1861 if (priv->has_phy_interrupt)
1862 bus->irq[priv->phy_id] = priv->phy_interrupt;
1863 else
1864 bus->irq[priv->phy_id] = PHY_POLL;
1865
1866 ret = mdiobus_register(bus);
1867 if (ret) {
1868 dev_err(&pdev->dev, "unable to register mdio bus\n");
1869 goto out_free_mdio;
1870 }
1871 } else {
1872
1873 /* run platform code to initialize PHY device */
1874 if (pd->mii_config &&
1875 pd->mii_config(dev, 1, bcm_enet_mdio_read_mii,
1876 bcm_enet_mdio_write_mii)) {
1877 dev_err(&pdev->dev, "unable to configure mdio bus\n");
1878 goto out_uninit_hw;
1879 }
1880 }
1881
1882 spin_lock_init(&priv->rx_lock);
1883
1884 /* init rx timeout (used for oom) */
1885 init_timer(&priv->rx_timeout);
1886 priv->rx_timeout.function = bcm_enet_refill_rx_timer;
1887 priv->rx_timeout.data = (unsigned long)dev;
1888
1889 /* init the mib update lock&work */
1890 mutex_init(&priv->mib_update_lock);
1891 INIT_WORK(&priv->mib_update_task, bcm_enet_update_mib_counters_defer);
1892
1893 /* zero mib counters */
1894 for (i = 0; i < ENET_MIB_REG_COUNT; i++)
1895 enet_writel(priv, 0, ENET_MIB_REG(i));
1896
1897 /* register netdevice */
1898 dev->netdev_ops = &bcm_enet_ops;
1899 netif_napi_add(dev, &priv->napi, bcm_enet_poll, 16);
1900
1901 SET_ETHTOOL_OPS(dev, &bcm_enet_ethtool_ops);
1902 SET_NETDEV_DEV(dev, &pdev->dev);
1903
1904 ret = register_netdev(dev);
1905 if (ret)
1906 goto out_unregister_mdio;
1907
1908 netif_carrier_off(dev);
1909 platform_set_drvdata(pdev, dev);
1910 priv->pdev = pdev;
1911 priv->net_dev = dev;
1912
1913 return 0;
1914
1915out_unregister_mdio:
1916 if (priv->mii_bus)
1917 mdiobus_unregister(priv->mii_bus);
1918
1919out_free_mdio:
1920 if (priv->mii_bus)
1921 mdiobus_free(priv->mii_bus);
1922
1923out_uninit_hw:
1924 /* turn off mdc clock */
1925 enet_writel(priv, 0, ENET_MIISC_REG);
1926 if (priv->phy_clk) {
1927 clk_disable_unprepare(priv->phy_clk);
1928 clk_put(priv->phy_clk);
1929 }
1930
1931out_put_clk_mac:
1932 clk_disable_unprepare(priv->mac_clk);
1933 clk_put(priv->mac_clk);
1934out:
1935 free_netdev(dev);
1936 return ret;
1937}
1938
1939
1940/*
1941 * exit func, stops hardware and unregisters netdevice
1942 */
1943static int bcm_enet_remove(struct platform_device *pdev)
1944{
1945 struct bcm_enet_priv *priv;
1946 struct net_device *dev;
1947
1948 /* stop netdevice */
1949 dev = platform_get_drvdata(pdev);
1950 priv = netdev_priv(dev);
1951 unregister_netdev(dev);
1952
1953 /* turn off mdc clock */
1954 enet_writel(priv, 0, ENET_MIISC_REG);
1955
1956 if (priv->has_phy) {
1957 mdiobus_unregister(priv->mii_bus);
1958 mdiobus_free(priv->mii_bus);
1959 } else {
1960 struct bcm63xx_enet_platform_data *pd;
1961
1962 pd = dev_get_platdata(&pdev->dev);
1963 if (pd && pd->mii_config)
1964 pd->mii_config(dev, 0, bcm_enet_mdio_read_mii,
1965 bcm_enet_mdio_write_mii);
1966 }
1967
1968 /* disable hw block clocks */
1969 if (priv->phy_clk) {
1970 clk_disable_unprepare(priv->phy_clk);
1971 clk_put(priv->phy_clk);
1972 }
1973 clk_disable_unprepare(priv->mac_clk);
1974 clk_put(priv->mac_clk);
1975
1976 free_netdev(dev);
1977 return 0;
1978}
1979
1980struct platform_driver bcm63xx_enet_driver = {
1981 .probe = bcm_enet_probe,
1982 .remove = bcm_enet_remove,
1983 .driver = {
1984 .name = "bcm63xx_enet",
1985 .owner = THIS_MODULE,
1986 },
1987};
1988
1989/*
1990 * switch mii access callbacks
1991 */
1992static int bcmenet_sw_mdio_read(struct bcm_enet_priv *priv,
1993 int ext, int phy_id, int location)
1994{
1995 u32 reg;
1996 int ret;
1997
1998 spin_lock_bh(&priv->enetsw_mdio_lock);
1999 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
2000
2001 reg = ENETSW_MDIOC_RD_MASK |
2002 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
2003 (location << ENETSW_MDIOC_REG_SHIFT);
2004
2005 if (ext)
2006 reg |= ENETSW_MDIOC_EXT_MASK;
2007
2008 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
2009 udelay(50);
2010 ret = enetsw_readw(priv, ENETSW_MDIOD_REG);
2011 spin_unlock_bh(&priv->enetsw_mdio_lock);
2012 return ret;
2013}
2014
2015static void bcmenet_sw_mdio_write(struct bcm_enet_priv *priv,
2016 int ext, int phy_id, int location,
2017 uint16_t data)
2018{
2019 u32 reg;
2020
2021 spin_lock_bh(&priv->enetsw_mdio_lock);
2022 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
2023
2024 reg = ENETSW_MDIOC_WR_MASK |
2025 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
2026 (location << ENETSW_MDIOC_REG_SHIFT);
2027
2028 if (ext)
2029 reg |= ENETSW_MDIOC_EXT_MASK;
2030
2031 reg |= data;
2032
2033 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
2034 udelay(50);
2035 spin_unlock_bh(&priv->enetsw_mdio_lock);
2036}
2037
2038static inline int bcm_enet_port_is_rgmii(int portid)
2039{
2040 return portid >= ENETSW_RGMII_PORT0;
2041}
2042
2043/*
2044 * enet sw PHY polling
2045 */
2046static void swphy_poll_timer(unsigned long data)
2047{
2048 struct bcm_enet_priv *priv = (struct bcm_enet_priv *)data;
2049 unsigned int i;
2050
2051 for (i = 0; i < priv->num_ports; i++) {
2052 struct bcm63xx_enetsw_port *port;
2053 int val, j, up, advertise, lpa, lpa2, speed, duplex, media;
2054 int external_phy = bcm_enet_port_is_rgmii(i);
2055 u8 override;
2056
2057 port = &priv->used_ports[i];
2058 if (!port->used)
2059 continue;
2060
2061 if (port->bypass_link)
2062 continue;
2063
2064 /* dummy read to clear */
2065 for (j = 0; j < 2; j++)
2066 val = bcmenet_sw_mdio_read(priv, external_phy,
2067 port->phy_id, MII_BMSR);
2068
2069 if (val == 0xffff)
2070 continue;
2071
2072 up = (val & BMSR_LSTATUS) ? 1 : 0;
2073 if (!(up ^ priv->sw_port_link[i]))
2074 continue;
2075
2076 priv->sw_port_link[i] = up;
2077
2078 /* link changed */
2079 if (!up) {
2080 dev_info(&priv->pdev->dev, "link DOWN on %s\n",
2081 port->name);
2082 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2083 ENETSW_PORTOV_REG(i));
2084 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2085 ENETSW_PTCTRL_TXDIS_MASK,
2086 ENETSW_PTCTRL_REG(i));
2087 continue;
2088 }
2089
2090 advertise = bcmenet_sw_mdio_read(priv, external_phy,
2091 port->phy_id, MII_ADVERTISE);
2092
2093 lpa = bcmenet_sw_mdio_read(priv, external_phy, port->phy_id,
2094 MII_LPA);
2095
2096 lpa2 = bcmenet_sw_mdio_read(priv, external_phy, port->phy_id,
2097 MII_STAT1000);
2098
2099 /* figure out media and duplex from advertise and LPA values */
2100 media = mii_nway_result(lpa & advertise);
2101 duplex = (media & ADVERTISE_FULL) ? 1 : 0;
2102 if (lpa2 & LPA_1000FULL)
2103 duplex = 1;
2104
2105 if (lpa2 & (LPA_1000FULL | LPA_1000HALF))
2106 speed = 1000;
2107 else {
2108 if (media & (ADVERTISE_100FULL | ADVERTISE_100HALF))
2109 speed = 100;
2110 else
2111 speed = 10;
2112 }
2113
2114 dev_info(&priv->pdev->dev,
2115 "link UP on %s, %dMbps, %s-duplex\n",
2116 port->name, speed, duplex ? "full" : "half");
2117
2118 override = ENETSW_PORTOV_ENABLE_MASK |
2119 ENETSW_PORTOV_LINKUP_MASK;
2120
2121 if (speed == 1000)
2122 override |= ENETSW_IMPOV_1000_MASK;
2123 else if (speed == 100)
2124 override |= ENETSW_IMPOV_100_MASK;
2125 if (duplex)
2126 override |= ENETSW_IMPOV_FDX_MASK;
2127
2128 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2129 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2130 }
2131
2132 priv->swphy_poll.expires = jiffies + HZ;
2133 add_timer(&priv->swphy_poll);
2134}
2135
2136/*
2137 * open callback, allocate dma rings & buffers and start rx operation
2138 */
2139static int bcm_enetsw_open(struct net_device *dev)
2140{
2141 struct bcm_enet_priv *priv;
2142 struct device *kdev;
2143 int i, ret;
2144 unsigned int size;
2145 void *p;
2146 u32 val;
2147
2148 priv = netdev_priv(dev);
2149 kdev = &priv->pdev->dev;
2150
2151 /* mask all interrupts and request them */
2152 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2153 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2154
2155 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma,
2156 0, dev->name, dev);
2157 if (ret)
2158 goto out_freeirq;
2159
2160 if (priv->irq_tx != -1) {
2161 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
2162 0, dev->name, dev);
2163 if (ret)
2164 goto out_freeirq_rx;
2165 }
2166
2167 /* allocate rx dma ring */
2168 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
2169 p = dma_alloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
2170 if (!p) {
2171 dev_err(kdev, "cannot allocate rx ring %u\n", size);
2172 ret = -ENOMEM;
2173 goto out_freeirq_tx;
2174 }
2175
2176 memset(p, 0, size);
2177 priv->rx_desc_alloc_size = size;
2178 priv->rx_desc_cpu = p;
2179
2180 /* allocate tx dma ring */
2181 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
2182 p = dma_alloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
2183 if (!p) {
2184 dev_err(kdev, "cannot allocate tx ring\n");
2185 ret = -ENOMEM;
2186 goto out_free_rx_ring;
2187 }
2188
2189 memset(p, 0, size);
2190 priv->tx_desc_alloc_size = size;
2191 priv->tx_desc_cpu = p;
2192
2193 priv->tx_skb = kzalloc(sizeof(struct sk_buff *) * priv->tx_ring_size,
2194 GFP_KERNEL);
2195 if (!priv->tx_skb) {
2196 dev_err(kdev, "cannot allocate rx skb queue\n");
2197 ret = -ENOMEM;
2198 goto out_free_tx_ring;
2199 }
2200
2201 priv->tx_desc_count = priv->tx_ring_size;
2202 priv->tx_dirty_desc = 0;
2203 priv->tx_curr_desc = 0;
2204 spin_lock_init(&priv->tx_lock);
2205
2206 /* init & fill rx ring with skbs */
2207 priv->rx_skb = kzalloc(sizeof(struct sk_buff *) * priv->rx_ring_size,
2208 GFP_KERNEL);
2209 if (!priv->rx_skb) {
2210 dev_err(kdev, "cannot allocate rx skb queue\n");
2211 ret = -ENOMEM;
2212 goto out_free_tx_skb;
2213 }
2214
2215 priv->rx_desc_count = 0;
2216 priv->rx_dirty_desc = 0;
2217 priv->rx_curr_desc = 0;
2218
2219 /* disable all ports */
2220 for (i = 0; i < priv->num_ports; i++) {
2221 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2222 ENETSW_PORTOV_REG(i));
2223 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2224 ENETSW_PTCTRL_TXDIS_MASK,
2225 ENETSW_PTCTRL_REG(i));
2226
2227 priv->sw_port_link[i] = 0;
2228 }
2229
2230 /* reset mib */
2231 val = enetsw_readb(priv, ENETSW_GMCR_REG);
2232 val |= ENETSW_GMCR_RST_MIB_MASK;
2233 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2234 mdelay(1);
2235 val &= ~ENETSW_GMCR_RST_MIB_MASK;
2236 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2237 mdelay(1);
2238
2239 /* force CPU port state */
2240 val = enetsw_readb(priv, ENETSW_IMPOV_REG);
2241 val |= ENETSW_IMPOV_FORCE_MASK | ENETSW_IMPOV_LINKUP_MASK;
2242 enetsw_writeb(priv, val, ENETSW_IMPOV_REG);
2243
2244 /* enable switch forward engine */
2245 val = enetsw_readb(priv, ENETSW_SWMODE_REG);
2246 val |= ENETSW_SWMODE_FWD_EN_MASK;
2247 enetsw_writeb(priv, val, ENETSW_SWMODE_REG);
2248
2249 /* enable jumbo on all ports */
2250 enetsw_writel(priv, 0x1ff, ENETSW_JMBCTL_PORT_REG);
2251 enetsw_writew(priv, 9728, ENETSW_JMBCTL_MAXSIZE_REG);
2252
2253 /* initialize flow control buffer allocation */
2254 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
2255 ENETDMA_BUFALLOC_REG(priv->rx_chan));
2256
2257 if (bcm_enet_refill_rx(dev)) {
2258 dev_err(kdev, "cannot allocate rx skb queue\n");
2259 ret = -ENOMEM;
2260 goto out;
2261 }
2262
2263 /* write rx & tx ring addresses */
2264 enet_dmas_writel(priv, priv->rx_desc_dma,
2265 ENETDMAS_RSTART_REG, priv->rx_chan);
2266 enet_dmas_writel(priv, priv->tx_desc_dma,
2267 ENETDMAS_RSTART_REG, priv->tx_chan);
2268
2269 /* clear remaining state ram for rx & tx channel */
2270 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
2271 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
2272 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
2273 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
2274 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
2275 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
2276
2277 /* set dma maximum burst len */
2278 enet_dmac_writel(priv, priv->dma_maxburst,
2279 ENETDMAC_MAXBURST, priv->rx_chan);
2280 enet_dmac_writel(priv, priv->dma_maxburst,
2281 ENETDMAC_MAXBURST, priv->tx_chan);
2282
2283 /* set flow control low/high threshold to 1/3 / 2/3 */
2284 val = priv->rx_ring_size / 3;
2285 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
2286 val = (priv->rx_ring_size * 2) / 3;
2287 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
2288
2289 /* all set, enable mac and interrupts, start dma engine and
2290 * kick rx dma channel
2291 */
2292 wmb();
2293 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
2294 enet_dmac_writel(priv, ENETDMAC_CHANCFG_EN_MASK,
2295 ENETDMAC_CHANCFG, priv->rx_chan);
2296
2297 /* watch "packet transferred" interrupt in rx and tx */
2298 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2299 ENETDMAC_IR, priv->rx_chan);
2300 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2301 ENETDMAC_IR, priv->tx_chan);
2302
2303 /* make sure we enable napi before rx interrupt */
2304 napi_enable(&priv->napi);
2305
2306 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2307 ENETDMAC_IRMASK, priv->rx_chan);
2308 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2309 ENETDMAC_IRMASK, priv->tx_chan);
2310
2311 netif_carrier_on(dev);
2312 netif_start_queue(dev);
2313
2314 /* apply override config for bypass_link ports here. */
2315 for (i = 0; i < priv->num_ports; i++) {
2316 struct bcm63xx_enetsw_port *port;
2317 u8 override;
2318 port = &priv->used_ports[i];
2319 if (!port->used)
2320 continue;
2321
2322 if (!port->bypass_link)
2323 continue;
2324
2325 override = ENETSW_PORTOV_ENABLE_MASK |
2326 ENETSW_PORTOV_LINKUP_MASK;
2327
2328 switch (port->force_speed) {
2329 case 1000:
2330 override |= ENETSW_IMPOV_1000_MASK;
2331 break;
2332 case 100:
2333 override |= ENETSW_IMPOV_100_MASK;
2334 break;
2335 case 10:
2336 break;
2337 default:
2338 pr_warn("invalid forced speed on port %s: assume 10\n",
2339 port->name);
2340 break;
2341 }
2342
2343 if (port->force_duplex_full)
2344 override |= ENETSW_IMPOV_FDX_MASK;
2345
2346
2347 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2348 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2349 }
2350
2351 /* start phy polling timer */
2352 init_timer(&priv->swphy_poll);
2353 priv->swphy_poll.function = swphy_poll_timer;
2354 priv->swphy_poll.data = (unsigned long)priv;
2355 priv->swphy_poll.expires = jiffies;
2356 add_timer(&priv->swphy_poll);
2357 return 0;
2358
2359out:
2360 for (i = 0; i < priv->rx_ring_size; i++) {
2361 struct bcm_enet_desc *desc;
2362
2363 if (!priv->rx_skb[i])
2364 continue;
2365
2366 desc = &priv->rx_desc_cpu[i];
2367 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
2368 DMA_FROM_DEVICE);
2369 kfree_skb(priv->rx_skb[i]);
2370 }
2371 kfree(priv->rx_skb);
2372
2373out_free_tx_skb:
2374 kfree(priv->tx_skb);
2375
2376out_free_tx_ring:
2377 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2378 priv->tx_desc_cpu, priv->tx_desc_dma);
2379
2380out_free_rx_ring:
2381 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2382 priv->rx_desc_cpu, priv->rx_desc_dma);
2383
2384out_freeirq_tx:
2385 if (priv->irq_tx != -1)
2386 free_irq(priv->irq_tx, dev);
2387
2388out_freeirq_rx:
2389 free_irq(priv->irq_rx, dev);
2390
2391out_freeirq:
2392 return ret;
2393}
2394
2395/* stop callback */
2396static int bcm_enetsw_stop(struct net_device *dev)
2397{
2398 struct bcm_enet_priv *priv;
2399 struct device *kdev;
2400 int i;
2401
2402 priv = netdev_priv(dev);
2403 kdev = &priv->pdev->dev;
2404
2405 del_timer_sync(&priv->swphy_poll);
2406 netif_stop_queue(dev);
2407 napi_disable(&priv->napi);
2408 del_timer_sync(&priv->rx_timeout);
2409
2410 /* mask all interrupts */
2411 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2412 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2413
2414 /* disable dma & mac */
2415 bcm_enet_disable_dma(priv, priv->tx_chan);
2416 bcm_enet_disable_dma(priv, priv->rx_chan);
2417
2418 /* force reclaim of all tx buffers */
2419 bcm_enet_tx_reclaim(dev, 1);
2420
2421 /* free the rx skb ring */
2422 for (i = 0; i < priv->rx_ring_size; i++) {
2423 struct bcm_enet_desc *desc;
2424
2425 if (!priv->rx_skb[i])
2426 continue;
2427
2428 desc = &priv->rx_desc_cpu[i];
2429 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
2430 DMA_FROM_DEVICE);
2431 kfree_skb(priv->rx_skb[i]);
2432 }
2433
2434 /* free remaining allocated memory */
2435 kfree(priv->rx_skb);
2436 kfree(priv->tx_skb);
2437 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2438 priv->rx_desc_cpu, priv->rx_desc_dma);
2439 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2440 priv->tx_desc_cpu, priv->tx_desc_dma);
2441 if (priv->irq_tx != -1)
2442 free_irq(priv->irq_tx, dev);
2443 free_irq(priv->irq_rx, dev);
2444
2445 return 0;
2446}
2447
2448/* try to sort out phy external status by walking the used_port field
2449 * in the bcm_enet_priv structure. in case the phy address is not
2450 * assigned to any physical port on the switch, assume it is external
2451 * (and yell at the user).
2452 */
2453static int bcm_enetsw_phy_is_external(struct bcm_enet_priv *priv, int phy_id)
2454{
2455 int i;
2456
2457 for (i = 0; i < priv->num_ports; ++i) {
2458 if (!priv->used_ports[i].used)
2459 continue;
2460 if (priv->used_ports[i].phy_id == phy_id)
2461 return bcm_enet_port_is_rgmii(i);
2462 }
2463
2464 printk_once(KERN_WARNING "bcm63xx_enet: could not find a used port with phy_id %i, assuming phy is external\n",
2465 phy_id);
2466 return 1;
2467}
2468
2469/* can't use bcmenet_sw_mdio_read directly as we need to sort out
2470 * external/internal status of the given phy_id first.
2471 */
2472static int bcm_enetsw_mii_mdio_read(struct net_device *dev, int phy_id,
2473 int location)
2474{
2475 struct bcm_enet_priv *priv;
2476
2477 priv = netdev_priv(dev);
2478 return bcmenet_sw_mdio_read(priv,
2479 bcm_enetsw_phy_is_external(priv, phy_id),
2480 phy_id, location);
2481}
2482
2483/* can't use bcmenet_sw_mdio_write directly as we need to sort out
2484 * external/internal status of the given phy_id first.
2485 */
2486static void bcm_enetsw_mii_mdio_write(struct net_device *dev, int phy_id,
2487 int location,
2488 int val)
2489{
2490 struct bcm_enet_priv *priv;
2491
2492 priv = netdev_priv(dev);
2493 bcmenet_sw_mdio_write(priv, bcm_enetsw_phy_is_external(priv, phy_id),
2494 phy_id, location, val);
2495}
2496
2497static int bcm_enetsw_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2498{
2499 struct mii_if_info mii;
2500
2501 mii.dev = dev;
2502 mii.mdio_read = bcm_enetsw_mii_mdio_read;
2503 mii.mdio_write = bcm_enetsw_mii_mdio_write;
2504 mii.phy_id = 0;
2505 mii.phy_id_mask = 0x3f;
2506 mii.reg_num_mask = 0x1f;
2507 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
2508
2509}
2510
2511static const struct net_device_ops bcm_enetsw_ops = {
2512 .ndo_open = bcm_enetsw_open,
2513 .ndo_stop = bcm_enetsw_stop,
2514 .ndo_start_xmit = bcm_enet_start_xmit,
2515 .ndo_change_mtu = bcm_enet_change_mtu,
2516 .ndo_do_ioctl = bcm_enetsw_ioctl,
2517};
2518
2519
2520static const struct bcm_enet_stats bcm_enetsw_gstrings_stats[] = {
2521 { "rx_packets", DEV_STAT(rx_packets), -1 },
2522 { "tx_packets", DEV_STAT(tx_packets), -1 },
2523 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
2524 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
2525 { "rx_errors", DEV_STAT(rx_errors), -1 },
2526 { "tx_errors", DEV_STAT(tx_errors), -1 },
2527 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
2528 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
2529
2530 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETHSW_MIB_RX_GD_OCT },
2531 { "tx_unicast", GEN_STAT(mib.tx_unicast), ETHSW_MIB_RX_BRDCAST },
2532 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETHSW_MIB_RX_BRDCAST },
2533 { "tx_multicast", GEN_STAT(mib.tx_mult), ETHSW_MIB_RX_MULT },
2534 { "tx_64_octets", GEN_STAT(mib.tx_64), ETHSW_MIB_RX_64 },
2535 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETHSW_MIB_RX_65_127 },
2536 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETHSW_MIB_RX_128_255 },
2537 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETHSW_MIB_RX_256_511 },
2538 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETHSW_MIB_RX_512_1023},
2539 { "tx_1024_1522_oct", GEN_STAT(mib.tx_1024_max),
2540 ETHSW_MIB_RX_1024_1522 },
2541 { "tx_1523_2047_oct", GEN_STAT(mib.tx_1523_2047),
2542 ETHSW_MIB_RX_1523_2047 },
2543 { "tx_2048_4095_oct", GEN_STAT(mib.tx_2048_4095),
2544 ETHSW_MIB_RX_2048_4095 },
2545 { "tx_4096_8191_oct", GEN_STAT(mib.tx_4096_8191),
2546 ETHSW_MIB_RX_4096_8191 },
2547 { "tx_8192_9728_oct", GEN_STAT(mib.tx_8192_9728),
2548 ETHSW_MIB_RX_8192_9728 },
2549 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR },
2550 { "tx_oversize_drop", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR_DISC },
2551 { "tx_dropped", GEN_STAT(mib.tx_drop), ETHSW_MIB_RX_DROP },
2552 { "tx_undersize", GEN_STAT(mib.tx_underrun), ETHSW_MIB_RX_UND },
2553 { "tx_pause", GEN_STAT(mib.tx_pause), ETHSW_MIB_RX_PAUSE },
2554
2555 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETHSW_MIB_TX_ALL_OCT },
2556 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETHSW_MIB_TX_BRDCAST },
2557 { "rx_multicast", GEN_STAT(mib.rx_mult), ETHSW_MIB_TX_MULT },
2558 { "rx_unicast", GEN_STAT(mib.rx_unicast), ETHSW_MIB_TX_MULT },
2559 { "rx_pause", GEN_STAT(mib.rx_pause), ETHSW_MIB_TX_PAUSE },
2560 { "rx_dropped", GEN_STAT(mib.rx_drop), ETHSW_MIB_TX_DROP_PKTS },
2561
2562};
2563
2564#define BCM_ENETSW_STATS_LEN \
2565 (sizeof(bcm_enetsw_gstrings_stats) / sizeof(struct bcm_enet_stats))
2566
2567static void bcm_enetsw_get_strings(struct net_device *netdev,
2568 u32 stringset, u8 *data)
2569{
2570 int i;
2571
2572 switch (stringset) {
2573 case ETH_SS_STATS:
2574 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2575 memcpy(data + i * ETH_GSTRING_LEN,
2576 bcm_enetsw_gstrings_stats[i].stat_string,
2577 ETH_GSTRING_LEN);
2578 }
2579 break;
2580 }
2581}
2582
2583static int bcm_enetsw_get_sset_count(struct net_device *netdev,
2584 int string_set)
2585{
2586 switch (string_set) {
2587 case ETH_SS_STATS:
2588 return BCM_ENETSW_STATS_LEN;
2589 default:
2590 return -EINVAL;
2591 }
2592}
2593
2594static void bcm_enetsw_get_drvinfo(struct net_device *netdev,
2595 struct ethtool_drvinfo *drvinfo)
2596{
2597 strncpy(drvinfo->driver, bcm_enet_driver_name, 32);
2598 strncpy(drvinfo->version, bcm_enet_driver_version, 32);
2599 strncpy(drvinfo->fw_version, "N/A", 32);
2600 strncpy(drvinfo->bus_info, "bcm63xx", 32);
2601 drvinfo->n_stats = BCM_ENETSW_STATS_LEN;
2602}
2603
2604static void bcm_enetsw_get_ethtool_stats(struct net_device *netdev,
2605 struct ethtool_stats *stats,
2606 u64 *data)
2607{
2608 struct bcm_enet_priv *priv;
2609 int i;
2610
2611 priv = netdev_priv(netdev);
2612
2613 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2614 const struct bcm_enet_stats *s;
2615 u32 lo, hi;
2616 char *p;
2617 int reg;
2618
2619 s = &bcm_enetsw_gstrings_stats[i];
2620
2621 reg = s->mib_reg;
2622 if (reg == -1)
2623 continue;
2624
2625 lo = enetsw_readl(priv, ENETSW_MIB_REG(reg));
2626 p = (char *)priv + s->stat_offset;
2627
2628 if (s->sizeof_stat == sizeof(u64)) {
2629 hi = enetsw_readl(priv, ENETSW_MIB_REG(reg + 1));
2630 *(u64 *)p = ((u64)hi << 32 | lo);
2631 } else {
2632 *(u32 *)p = lo;
2633 }
2634 }
2635
2636 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2637 const struct bcm_enet_stats *s;
2638 char *p;
2639
2640 s = &bcm_enetsw_gstrings_stats[i];
2641
2642 if (s->mib_reg == -1)
2643 p = (char *)&netdev->stats + s->stat_offset;
2644 else
2645 p = (char *)priv + s->stat_offset;
2646
2647 data[i] = (s->sizeof_stat == sizeof(u64)) ?
2648 *(u64 *)p : *(u32 *)p;
2649 }
2650}
2651
2652static void bcm_enetsw_get_ringparam(struct net_device *dev,
2653 struct ethtool_ringparam *ering)
2654{
2655 struct bcm_enet_priv *priv;
2656
2657 priv = netdev_priv(dev);
2658
2659 /* rx/tx ring is actually only limited by memory */
2660 ering->rx_max_pending = 8192;
2661 ering->tx_max_pending = 8192;
2662 ering->rx_mini_max_pending = 0;
2663 ering->rx_jumbo_max_pending = 0;
2664 ering->rx_pending = priv->rx_ring_size;
2665 ering->tx_pending = priv->tx_ring_size;
2666}
2667
2668static int bcm_enetsw_set_ringparam(struct net_device *dev,
2669 struct ethtool_ringparam *ering)
2670{
2671 struct bcm_enet_priv *priv;
2672 int was_running;
2673
2674 priv = netdev_priv(dev);
2675
2676 was_running = 0;
2677 if (netif_running(dev)) {
2678 bcm_enetsw_stop(dev);
2679 was_running = 1;
2680 }
2681
2682 priv->rx_ring_size = ering->rx_pending;
2683 priv->tx_ring_size = ering->tx_pending;
2684
2685 if (was_running) {
2686 int err;
2687
2688 err = bcm_enetsw_open(dev);
2689 if (err)
2690 dev_close(dev);
2691 }
2692 return 0;
2693}
2694
2695static struct ethtool_ops bcm_enetsw_ethtool_ops = {
2696 .get_strings = bcm_enetsw_get_strings,
2697 .get_sset_count = bcm_enetsw_get_sset_count,
2698 .get_ethtool_stats = bcm_enetsw_get_ethtool_stats,
2699 .get_drvinfo = bcm_enetsw_get_drvinfo,
2700 .get_ringparam = bcm_enetsw_get_ringparam,
2701 .set_ringparam = bcm_enetsw_set_ringparam,
2702};
2703
2704/* allocate netdevice, request register memory and register device. */
2705static int bcm_enetsw_probe(struct platform_device *pdev)
2706{
2707 struct bcm_enet_priv *priv;
2708 struct net_device *dev;
2709 struct bcm63xx_enetsw_platform_data *pd;
2710 struct resource *res_mem;
2711 int ret, irq_rx, irq_tx;
2712
2713 /* stop if shared driver failed, assume driver->probe will be
2714 * called in the same order we register devices (correct ?)
2715 */
2716 if (!bcm_enet_shared_base[0])
2717 return -ENODEV;
2718
2719 res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2720 irq_rx = platform_get_irq(pdev, 0);
2721 irq_tx = platform_get_irq(pdev, 1);
2722 if (!res_mem || irq_rx < 0)
2723 return -ENODEV;
2724
2725 ret = 0;
2726 dev = alloc_etherdev(sizeof(*priv));
2727 if (!dev)
2728 return -ENOMEM;
2729 priv = netdev_priv(dev);
2730 memset(priv, 0, sizeof(*priv));
2731
2732 /* initialize default and fetch platform data */
2733 priv->enet_is_sw = true;
2734 priv->irq_rx = irq_rx;
2735 priv->irq_tx = irq_tx;
2736 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
2737 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
2738 priv->dma_maxburst = BCMENETSW_DMA_MAXBURST;
2739
2740 pd = dev_get_platdata(&pdev->dev);
2741 if (pd) {
2742 memcpy(dev->dev_addr, pd->mac_addr, ETH_ALEN);
2743 memcpy(priv->used_ports, pd->used_ports,
2744 sizeof(pd->used_ports));
2745 priv->num_ports = pd->num_ports;
2746 priv->dma_has_sram = pd->dma_has_sram;
2747 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
2748 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
2749 priv->dma_chan_width = pd->dma_chan_width;
2750 }
2751
2752 ret = compute_hw_mtu(priv, dev->mtu);
2753 if (ret)
2754 goto out;
2755
2756 if (!request_mem_region(res_mem->start, resource_size(res_mem),
2757 "bcm63xx_enetsw")) {
2758 ret = -EBUSY;
2759 goto out;
2760 }
2761
2762 priv->base = ioremap(res_mem->start, resource_size(res_mem));
2763 if (priv->base == NULL) {
2764 ret = -ENOMEM;
2765 goto out_release_mem;
2766 }
2767
2768 priv->mac_clk = clk_get(&pdev->dev, "enetsw");
2769 if (IS_ERR(priv->mac_clk)) {
2770 ret = PTR_ERR(priv->mac_clk);
2771 goto out_unmap;
2772 }
2773 clk_enable(priv->mac_clk);
2774
2775 priv->rx_chan = 0;
2776 priv->tx_chan = 1;
2777 spin_lock_init(&priv->rx_lock);
2778
2779 /* init rx timeout (used for oom) */
2780 init_timer(&priv->rx_timeout);
2781 priv->rx_timeout.function = bcm_enet_refill_rx_timer;
2782 priv->rx_timeout.data = (unsigned long)dev;
2783
2784 /* register netdevice */
2785 dev->netdev_ops = &bcm_enetsw_ops;
2786 netif_napi_add(dev, &priv->napi, bcm_enet_poll, 16);
2787 SET_ETHTOOL_OPS(dev, &bcm_enetsw_ethtool_ops);
2788 SET_NETDEV_DEV(dev, &pdev->dev);
2789
2790 spin_lock_init(&priv->enetsw_mdio_lock);
2791
2792 ret = register_netdev(dev);
2793 if (ret)
2794 goto out_put_clk;
2795
2796 netif_carrier_off(dev);
2797 platform_set_drvdata(pdev, dev);
2798 priv->pdev = pdev;
2799 priv->net_dev = dev;
2800
2801 return 0;
2802
2803out_put_clk:
2804 clk_put(priv->mac_clk);
2805
2806out_unmap:
2807 iounmap(priv->base);
2808
2809out_release_mem:
2810 release_mem_region(res_mem->start, resource_size(res_mem));
2811out:
2812 free_netdev(dev);
2813 return ret;
2814}
2815
2816
2817/* exit func, stops hardware and unregisters netdevice */
2818static int bcm_enetsw_remove(struct platform_device *pdev)
2819{
2820 struct bcm_enet_priv *priv;
2821 struct net_device *dev;
2822 struct resource *res;
2823
2824 /* stop netdevice */
2825 dev = platform_get_drvdata(pdev);
2826 priv = netdev_priv(dev);
2827 unregister_netdev(dev);
2828
2829 /* release device resources */
2830 iounmap(priv->base);
2831 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2832 release_mem_region(res->start, resource_size(res));
2833
2834 free_netdev(dev);
2835 return 0;
2836}
2837
2838struct platform_driver bcm63xx_enetsw_driver = {
2839 .probe = bcm_enetsw_probe,
2840 .remove = bcm_enetsw_remove,
2841 .driver = {
2842 .name = "bcm63xx_enetsw",
2843 .owner = THIS_MODULE,
2844 },
2845};
2846
2847/* reserve & remap memory space shared between all macs */
2848static int bcm_enet_shared_probe(struct platform_device *pdev)
2849{
2850 struct resource *res;
2851 void __iomem *p[3];
2852 unsigned int i;
2853
2854 memset(bcm_enet_shared_base, 0, sizeof(bcm_enet_shared_base));
2855
2856 for (i = 0; i < 3; i++) {
2857 res = platform_get_resource(pdev, IORESOURCE_MEM, i);
2858 p[i] = devm_ioremap_resource(&pdev->dev, res);
2859 if (IS_ERR(p[i]))
2860 return PTR_ERR(p[i]);
2861 }
2862
2863 memcpy(bcm_enet_shared_base, p, sizeof(bcm_enet_shared_base));
2864
2865 return 0;
2866}
2867
2868static int bcm_enet_shared_remove(struct platform_device *pdev)
2869{
2870 return 0;
2871}
2872
2873/* this "shared" driver is needed because both macs share a single
2874 * address space
2875 */
2876struct platform_driver bcm63xx_enet_shared_driver = {
2877 .probe = bcm_enet_shared_probe,
2878 .remove = bcm_enet_shared_remove,
2879 .driver = {
2880 .name = "bcm63xx_enet_shared",
2881 .owner = THIS_MODULE,
2882 },
2883};
2884
2885/* entry point */
2886static int __init bcm_enet_init(void)
2887{
2888 int ret;
2889
2890 ret = platform_driver_register(&bcm63xx_enet_shared_driver);
2891 if (ret)
2892 return ret;
2893
2894 ret = platform_driver_register(&bcm63xx_enet_driver);
2895 if (ret)
2896 platform_driver_unregister(&bcm63xx_enet_shared_driver);
2897
2898 ret = platform_driver_register(&bcm63xx_enetsw_driver);
2899 if (ret) {
2900 platform_driver_unregister(&bcm63xx_enet_driver);
2901 platform_driver_unregister(&bcm63xx_enet_shared_driver);
2902 }
2903
2904 return ret;
2905}
2906
2907static void __exit bcm_enet_exit(void)
2908{
2909 platform_driver_unregister(&bcm63xx_enet_driver);
2910 platform_driver_unregister(&bcm63xx_enetsw_driver);
2911 platform_driver_unregister(&bcm63xx_enet_shared_driver);
2912}
2913
2914
2915module_init(bcm_enet_init);
2916module_exit(bcm_enet_exit);
2917
2918MODULE_DESCRIPTION("BCM63xx internal ethernet mac driver");
2919MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
2920MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Driver for BCM963xx builtin Ethernet mac
4 *
5 * Copyright (C) 2008 Maxime Bizon <mbizon@freebox.fr>
6 */
7#include <linux/init.h>
8#include <linux/interrupt.h>
9#include <linux/module.h>
10#include <linux/clk.h>
11#include <linux/etherdevice.h>
12#include <linux/slab.h>
13#include <linux/delay.h>
14#include <linux/ethtool.h>
15#include <linux/crc32.h>
16#include <linux/err.h>
17#include <linux/dma-mapping.h>
18#include <linux/platform_device.h>
19#include <linux/if_vlan.h>
20
21#include <bcm63xx_dev_enet.h>
22#include "bcm63xx_enet.h"
23
24static char bcm_enet_driver_name[] = "bcm63xx_enet";
25
26static int copybreak __read_mostly = 128;
27module_param(copybreak, int, 0);
28MODULE_PARM_DESC(copybreak, "Receive copy threshold");
29
30/* io registers memory shared between all devices */
31static void __iomem *bcm_enet_shared_base[3];
32
33/*
34 * io helpers to access mac registers
35 */
36static inline u32 enet_readl(struct bcm_enet_priv *priv, u32 off)
37{
38 return bcm_readl(priv->base + off);
39}
40
41static inline void enet_writel(struct bcm_enet_priv *priv,
42 u32 val, u32 off)
43{
44 bcm_writel(val, priv->base + off);
45}
46
47/*
48 * io helpers to access switch registers
49 */
50static inline u32 enetsw_readl(struct bcm_enet_priv *priv, u32 off)
51{
52 return bcm_readl(priv->base + off);
53}
54
55static inline void enetsw_writel(struct bcm_enet_priv *priv,
56 u32 val, u32 off)
57{
58 bcm_writel(val, priv->base + off);
59}
60
61static inline u16 enetsw_readw(struct bcm_enet_priv *priv, u32 off)
62{
63 return bcm_readw(priv->base + off);
64}
65
66static inline void enetsw_writew(struct bcm_enet_priv *priv,
67 u16 val, u32 off)
68{
69 bcm_writew(val, priv->base + off);
70}
71
72static inline u8 enetsw_readb(struct bcm_enet_priv *priv, u32 off)
73{
74 return bcm_readb(priv->base + off);
75}
76
77static inline void enetsw_writeb(struct bcm_enet_priv *priv,
78 u8 val, u32 off)
79{
80 bcm_writeb(val, priv->base + off);
81}
82
83
84/* io helpers to access shared registers */
85static inline u32 enet_dma_readl(struct bcm_enet_priv *priv, u32 off)
86{
87 return bcm_readl(bcm_enet_shared_base[0] + off);
88}
89
90static inline void enet_dma_writel(struct bcm_enet_priv *priv,
91 u32 val, u32 off)
92{
93 bcm_writel(val, bcm_enet_shared_base[0] + off);
94}
95
96static inline u32 enet_dmac_readl(struct bcm_enet_priv *priv, u32 off, int chan)
97{
98 return bcm_readl(bcm_enet_shared_base[1] +
99 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
100}
101
102static inline void enet_dmac_writel(struct bcm_enet_priv *priv,
103 u32 val, u32 off, int chan)
104{
105 bcm_writel(val, bcm_enet_shared_base[1] +
106 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
107}
108
109static inline u32 enet_dmas_readl(struct bcm_enet_priv *priv, u32 off, int chan)
110{
111 return bcm_readl(bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
112}
113
114static inline void enet_dmas_writel(struct bcm_enet_priv *priv,
115 u32 val, u32 off, int chan)
116{
117 bcm_writel(val, bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
118}
119
120/*
121 * write given data into mii register and wait for transfer to end
122 * with timeout (average measured transfer time is 25us)
123 */
124static int do_mdio_op(struct bcm_enet_priv *priv, unsigned int data)
125{
126 int limit;
127
128 /* make sure mii interrupt status is cleared */
129 enet_writel(priv, ENET_IR_MII, ENET_IR_REG);
130
131 enet_writel(priv, data, ENET_MIIDATA_REG);
132 wmb();
133
134 /* busy wait on mii interrupt bit, with timeout */
135 limit = 1000;
136 do {
137 if (enet_readl(priv, ENET_IR_REG) & ENET_IR_MII)
138 break;
139 udelay(1);
140 } while (limit-- > 0);
141
142 return (limit < 0) ? 1 : 0;
143}
144
145/*
146 * MII internal read callback
147 */
148static int bcm_enet_mdio_read(struct bcm_enet_priv *priv, int mii_id,
149 int regnum)
150{
151 u32 tmp, val;
152
153 tmp = regnum << ENET_MIIDATA_REG_SHIFT;
154 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
155 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
156 tmp |= ENET_MIIDATA_OP_READ_MASK;
157
158 if (do_mdio_op(priv, tmp))
159 return -1;
160
161 val = enet_readl(priv, ENET_MIIDATA_REG);
162 val &= 0xffff;
163 return val;
164}
165
166/*
167 * MII internal write callback
168 */
169static int bcm_enet_mdio_write(struct bcm_enet_priv *priv, int mii_id,
170 int regnum, u16 value)
171{
172 u32 tmp;
173
174 tmp = (value & 0xffff) << ENET_MIIDATA_DATA_SHIFT;
175 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
176 tmp |= regnum << ENET_MIIDATA_REG_SHIFT;
177 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
178 tmp |= ENET_MIIDATA_OP_WRITE_MASK;
179
180 (void)do_mdio_op(priv, tmp);
181 return 0;
182}
183
184/*
185 * MII read callback from phylib
186 */
187static int bcm_enet_mdio_read_phylib(struct mii_bus *bus, int mii_id,
188 int regnum)
189{
190 return bcm_enet_mdio_read(bus->priv, mii_id, regnum);
191}
192
193/*
194 * MII write callback from phylib
195 */
196static int bcm_enet_mdio_write_phylib(struct mii_bus *bus, int mii_id,
197 int regnum, u16 value)
198{
199 return bcm_enet_mdio_write(bus->priv, mii_id, regnum, value);
200}
201
202/*
203 * MII read callback from mii core
204 */
205static int bcm_enet_mdio_read_mii(struct net_device *dev, int mii_id,
206 int regnum)
207{
208 return bcm_enet_mdio_read(netdev_priv(dev), mii_id, regnum);
209}
210
211/*
212 * MII write callback from mii core
213 */
214static void bcm_enet_mdio_write_mii(struct net_device *dev, int mii_id,
215 int regnum, int value)
216{
217 bcm_enet_mdio_write(netdev_priv(dev), mii_id, regnum, value);
218}
219
220/*
221 * refill rx queue
222 */
223static int bcm_enet_refill_rx(struct net_device *dev)
224{
225 struct bcm_enet_priv *priv;
226
227 priv = netdev_priv(dev);
228
229 while (priv->rx_desc_count < priv->rx_ring_size) {
230 struct bcm_enet_desc *desc;
231 struct sk_buff *skb;
232 dma_addr_t p;
233 int desc_idx;
234 u32 len_stat;
235
236 desc_idx = priv->rx_dirty_desc;
237 desc = &priv->rx_desc_cpu[desc_idx];
238
239 if (!priv->rx_skb[desc_idx]) {
240 skb = netdev_alloc_skb(dev, priv->rx_skb_size);
241 if (!skb)
242 break;
243 priv->rx_skb[desc_idx] = skb;
244 p = dma_map_single(&priv->pdev->dev, skb->data,
245 priv->rx_skb_size,
246 DMA_FROM_DEVICE);
247 desc->address = p;
248 }
249
250 len_stat = priv->rx_skb_size << DMADESC_LENGTH_SHIFT;
251 len_stat |= DMADESC_OWNER_MASK;
252 if (priv->rx_dirty_desc == priv->rx_ring_size - 1) {
253 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
254 priv->rx_dirty_desc = 0;
255 } else {
256 priv->rx_dirty_desc++;
257 }
258 wmb();
259 desc->len_stat = len_stat;
260
261 priv->rx_desc_count++;
262
263 /* tell dma engine we allocated one buffer */
264 if (priv->dma_has_sram)
265 enet_dma_writel(priv, 1, ENETDMA_BUFALLOC_REG(priv->rx_chan));
266 else
267 enet_dmac_writel(priv, 1, ENETDMAC_BUFALLOC, priv->rx_chan);
268 }
269
270 /* If rx ring is still empty, set a timer to try allocating
271 * again at a later time. */
272 if (priv->rx_desc_count == 0 && netif_running(dev)) {
273 dev_warn(&priv->pdev->dev, "unable to refill rx ring\n");
274 priv->rx_timeout.expires = jiffies + HZ;
275 add_timer(&priv->rx_timeout);
276 }
277
278 return 0;
279}
280
281/*
282 * timer callback to defer refill rx queue in case we're OOM
283 */
284static void bcm_enet_refill_rx_timer(struct timer_list *t)
285{
286 struct bcm_enet_priv *priv = from_timer(priv, t, rx_timeout);
287 struct net_device *dev = priv->net_dev;
288
289 spin_lock(&priv->rx_lock);
290 bcm_enet_refill_rx(dev);
291 spin_unlock(&priv->rx_lock);
292}
293
294/*
295 * extract packet from rx queue
296 */
297static int bcm_enet_receive_queue(struct net_device *dev, int budget)
298{
299 struct bcm_enet_priv *priv;
300 struct device *kdev;
301 int processed;
302
303 priv = netdev_priv(dev);
304 kdev = &priv->pdev->dev;
305 processed = 0;
306
307 /* don't scan ring further than number of refilled
308 * descriptor */
309 if (budget > priv->rx_desc_count)
310 budget = priv->rx_desc_count;
311
312 do {
313 struct bcm_enet_desc *desc;
314 struct sk_buff *skb;
315 int desc_idx;
316 u32 len_stat;
317 unsigned int len;
318
319 desc_idx = priv->rx_curr_desc;
320 desc = &priv->rx_desc_cpu[desc_idx];
321
322 /* make sure we actually read the descriptor status at
323 * each loop */
324 rmb();
325
326 len_stat = desc->len_stat;
327
328 /* break if dma ownership belongs to hw */
329 if (len_stat & DMADESC_OWNER_MASK)
330 break;
331
332 processed++;
333 priv->rx_curr_desc++;
334 if (priv->rx_curr_desc == priv->rx_ring_size)
335 priv->rx_curr_desc = 0;
336 priv->rx_desc_count--;
337
338 /* if the packet does not have start of packet _and_
339 * end of packet flag set, then just recycle it */
340 if ((len_stat & (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) !=
341 (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) {
342 dev->stats.rx_dropped++;
343 continue;
344 }
345
346 /* recycle packet if it's marked as bad */
347 if (!priv->enet_is_sw &&
348 unlikely(len_stat & DMADESC_ERR_MASK)) {
349 dev->stats.rx_errors++;
350
351 if (len_stat & DMADESC_OVSIZE_MASK)
352 dev->stats.rx_length_errors++;
353 if (len_stat & DMADESC_CRC_MASK)
354 dev->stats.rx_crc_errors++;
355 if (len_stat & DMADESC_UNDER_MASK)
356 dev->stats.rx_frame_errors++;
357 if (len_stat & DMADESC_OV_MASK)
358 dev->stats.rx_fifo_errors++;
359 continue;
360 }
361
362 /* valid packet */
363 skb = priv->rx_skb[desc_idx];
364 len = (len_stat & DMADESC_LENGTH_MASK) >> DMADESC_LENGTH_SHIFT;
365 /* don't include FCS */
366 len -= 4;
367
368 if (len < copybreak) {
369 struct sk_buff *nskb;
370
371 nskb = napi_alloc_skb(&priv->napi, len);
372 if (!nskb) {
373 /* forget packet, just rearm desc */
374 dev->stats.rx_dropped++;
375 continue;
376 }
377
378 dma_sync_single_for_cpu(kdev, desc->address,
379 len, DMA_FROM_DEVICE);
380 memcpy(nskb->data, skb->data, len);
381 dma_sync_single_for_device(kdev, desc->address,
382 len, DMA_FROM_DEVICE);
383 skb = nskb;
384 } else {
385 dma_unmap_single(&priv->pdev->dev, desc->address,
386 priv->rx_skb_size, DMA_FROM_DEVICE);
387 priv->rx_skb[desc_idx] = NULL;
388 }
389
390 skb_put(skb, len);
391 skb->protocol = eth_type_trans(skb, dev);
392 dev->stats.rx_packets++;
393 dev->stats.rx_bytes += len;
394 netif_receive_skb(skb);
395
396 } while (--budget > 0);
397
398 if (processed || !priv->rx_desc_count) {
399 bcm_enet_refill_rx(dev);
400
401 /* kick rx dma */
402 enet_dmac_writel(priv, priv->dma_chan_en_mask,
403 ENETDMAC_CHANCFG, priv->rx_chan);
404 }
405
406 return processed;
407}
408
409
410/*
411 * try to or force reclaim of transmitted buffers
412 */
413static int bcm_enet_tx_reclaim(struct net_device *dev, int force)
414{
415 struct bcm_enet_priv *priv;
416 int released;
417
418 priv = netdev_priv(dev);
419 released = 0;
420
421 while (priv->tx_desc_count < priv->tx_ring_size) {
422 struct bcm_enet_desc *desc;
423 struct sk_buff *skb;
424
425 /* We run in a bh and fight against start_xmit, which
426 * is called with bh disabled */
427 spin_lock(&priv->tx_lock);
428
429 desc = &priv->tx_desc_cpu[priv->tx_dirty_desc];
430
431 if (!force && (desc->len_stat & DMADESC_OWNER_MASK)) {
432 spin_unlock(&priv->tx_lock);
433 break;
434 }
435
436 /* ensure other field of the descriptor were not read
437 * before we checked ownership */
438 rmb();
439
440 skb = priv->tx_skb[priv->tx_dirty_desc];
441 priv->tx_skb[priv->tx_dirty_desc] = NULL;
442 dma_unmap_single(&priv->pdev->dev, desc->address, skb->len,
443 DMA_TO_DEVICE);
444
445 priv->tx_dirty_desc++;
446 if (priv->tx_dirty_desc == priv->tx_ring_size)
447 priv->tx_dirty_desc = 0;
448 priv->tx_desc_count++;
449
450 spin_unlock(&priv->tx_lock);
451
452 if (desc->len_stat & DMADESC_UNDER_MASK)
453 dev->stats.tx_errors++;
454
455 dev_kfree_skb(skb);
456 released++;
457 }
458
459 if (netif_queue_stopped(dev) && released)
460 netif_wake_queue(dev);
461
462 return released;
463}
464
465/*
466 * poll func, called by network core
467 */
468static int bcm_enet_poll(struct napi_struct *napi, int budget)
469{
470 struct bcm_enet_priv *priv;
471 struct net_device *dev;
472 int rx_work_done;
473
474 priv = container_of(napi, struct bcm_enet_priv, napi);
475 dev = priv->net_dev;
476
477 /* ack interrupts */
478 enet_dmac_writel(priv, priv->dma_chan_int_mask,
479 ENETDMAC_IR, priv->rx_chan);
480 enet_dmac_writel(priv, priv->dma_chan_int_mask,
481 ENETDMAC_IR, priv->tx_chan);
482
483 /* reclaim sent skb */
484 bcm_enet_tx_reclaim(dev, 0);
485
486 spin_lock(&priv->rx_lock);
487 rx_work_done = bcm_enet_receive_queue(dev, budget);
488 spin_unlock(&priv->rx_lock);
489
490 if (rx_work_done >= budget) {
491 /* rx queue is not yet empty/clean */
492 return rx_work_done;
493 }
494
495 /* no more packet in rx/tx queue, remove device from poll
496 * queue */
497 napi_complete_done(napi, rx_work_done);
498
499 /* restore rx/tx interrupt */
500 enet_dmac_writel(priv, priv->dma_chan_int_mask,
501 ENETDMAC_IRMASK, priv->rx_chan);
502 enet_dmac_writel(priv, priv->dma_chan_int_mask,
503 ENETDMAC_IRMASK, priv->tx_chan);
504
505 return rx_work_done;
506}
507
508/*
509 * mac interrupt handler
510 */
511static irqreturn_t bcm_enet_isr_mac(int irq, void *dev_id)
512{
513 struct net_device *dev;
514 struct bcm_enet_priv *priv;
515 u32 stat;
516
517 dev = dev_id;
518 priv = netdev_priv(dev);
519
520 stat = enet_readl(priv, ENET_IR_REG);
521 if (!(stat & ENET_IR_MIB))
522 return IRQ_NONE;
523
524 /* clear & mask interrupt */
525 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
526 enet_writel(priv, 0, ENET_IRMASK_REG);
527
528 /* read mib registers in workqueue */
529 schedule_work(&priv->mib_update_task);
530
531 return IRQ_HANDLED;
532}
533
534/*
535 * rx/tx dma interrupt handler
536 */
537static irqreturn_t bcm_enet_isr_dma(int irq, void *dev_id)
538{
539 struct net_device *dev;
540 struct bcm_enet_priv *priv;
541
542 dev = dev_id;
543 priv = netdev_priv(dev);
544
545 /* mask rx/tx interrupts */
546 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
547 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
548
549 napi_schedule(&priv->napi);
550
551 return IRQ_HANDLED;
552}
553
554/*
555 * tx request callback
556 */
557static netdev_tx_t
558bcm_enet_start_xmit(struct sk_buff *skb, struct net_device *dev)
559{
560 struct bcm_enet_priv *priv;
561 struct bcm_enet_desc *desc;
562 u32 len_stat;
563 netdev_tx_t ret;
564
565 priv = netdev_priv(dev);
566
567 /* lock against tx reclaim */
568 spin_lock(&priv->tx_lock);
569
570 /* make sure the tx hw queue is not full, should not happen
571 * since we stop queue before it's the case */
572 if (unlikely(!priv->tx_desc_count)) {
573 netif_stop_queue(dev);
574 dev_err(&priv->pdev->dev, "xmit called with no tx desc "
575 "available?\n");
576 ret = NETDEV_TX_BUSY;
577 goto out_unlock;
578 }
579
580 /* pad small packets sent on a switch device */
581 if (priv->enet_is_sw && skb->len < 64) {
582 int needed = 64 - skb->len;
583 char *data;
584
585 if (unlikely(skb_tailroom(skb) < needed)) {
586 struct sk_buff *nskb;
587
588 nskb = skb_copy_expand(skb, 0, needed, GFP_ATOMIC);
589 if (!nskb) {
590 ret = NETDEV_TX_BUSY;
591 goto out_unlock;
592 }
593 dev_kfree_skb(skb);
594 skb = nskb;
595 }
596 data = skb_put_zero(skb, needed);
597 }
598
599 /* point to the next available desc */
600 desc = &priv->tx_desc_cpu[priv->tx_curr_desc];
601 priv->tx_skb[priv->tx_curr_desc] = skb;
602
603 /* fill descriptor */
604 desc->address = dma_map_single(&priv->pdev->dev, skb->data, skb->len,
605 DMA_TO_DEVICE);
606
607 len_stat = (skb->len << DMADESC_LENGTH_SHIFT) & DMADESC_LENGTH_MASK;
608 len_stat |= (DMADESC_ESOP_MASK >> priv->dma_desc_shift) |
609 DMADESC_APPEND_CRC |
610 DMADESC_OWNER_MASK;
611
612 priv->tx_curr_desc++;
613 if (priv->tx_curr_desc == priv->tx_ring_size) {
614 priv->tx_curr_desc = 0;
615 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
616 }
617 priv->tx_desc_count--;
618
619 /* dma might be already polling, make sure we update desc
620 * fields in correct order */
621 wmb();
622 desc->len_stat = len_stat;
623 wmb();
624
625 /* kick tx dma */
626 enet_dmac_writel(priv, priv->dma_chan_en_mask,
627 ENETDMAC_CHANCFG, priv->tx_chan);
628
629 /* stop queue if no more desc available */
630 if (!priv->tx_desc_count)
631 netif_stop_queue(dev);
632
633 dev->stats.tx_bytes += skb->len;
634 dev->stats.tx_packets++;
635 ret = NETDEV_TX_OK;
636
637out_unlock:
638 spin_unlock(&priv->tx_lock);
639 return ret;
640}
641
642/*
643 * Change the interface's mac address.
644 */
645static int bcm_enet_set_mac_address(struct net_device *dev, void *p)
646{
647 struct bcm_enet_priv *priv;
648 struct sockaddr *addr = p;
649 u32 val;
650
651 priv = netdev_priv(dev);
652 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
653
654 /* use perfect match register 0 to store my mac address */
655 val = (dev->dev_addr[2] << 24) | (dev->dev_addr[3] << 16) |
656 (dev->dev_addr[4] << 8) | dev->dev_addr[5];
657 enet_writel(priv, val, ENET_PML_REG(0));
658
659 val = (dev->dev_addr[0] << 8 | dev->dev_addr[1]);
660 val |= ENET_PMH_DATAVALID_MASK;
661 enet_writel(priv, val, ENET_PMH_REG(0));
662
663 return 0;
664}
665
666/*
667 * Change rx mode (promiscuous/allmulti) and update multicast list
668 */
669static void bcm_enet_set_multicast_list(struct net_device *dev)
670{
671 struct bcm_enet_priv *priv;
672 struct netdev_hw_addr *ha;
673 u32 val;
674 int i;
675
676 priv = netdev_priv(dev);
677
678 val = enet_readl(priv, ENET_RXCFG_REG);
679
680 if (dev->flags & IFF_PROMISC)
681 val |= ENET_RXCFG_PROMISC_MASK;
682 else
683 val &= ~ENET_RXCFG_PROMISC_MASK;
684
685 /* only 3 perfect match registers left, first one is used for
686 * own mac address */
687 if ((dev->flags & IFF_ALLMULTI) || netdev_mc_count(dev) > 3)
688 val |= ENET_RXCFG_ALLMCAST_MASK;
689 else
690 val &= ~ENET_RXCFG_ALLMCAST_MASK;
691
692 /* no need to set perfect match registers if we catch all
693 * multicast */
694 if (val & ENET_RXCFG_ALLMCAST_MASK) {
695 enet_writel(priv, val, ENET_RXCFG_REG);
696 return;
697 }
698
699 i = 0;
700 netdev_for_each_mc_addr(ha, dev) {
701 u8 *dmi_addr;
702 u32 tmp;
703
704 if (i == 3)
705 break;
706 /* update perfect match registers */
707 dmi_addr = ha->addr;
708 tmp = (dmi_addr[2] << 24) | (dmi_addr[3] << 16) |
709 (dmi_addr[4] << 8) | dmi_addr[5];
710 enet_writel(priv, tmp, ENET_PML_REG(i + 1));
711
712 tmp = (dmi_addr[0] << 8 | dmi_addr[1]);
713 tmp |= ENET_PMH_DATAVALID_MASK;
714 enet_writel(priv, tmp, ENET_PMH_REG(i++ + 1));
715 }
716
717 for (; i < 3; i++) {
718 enet_writel(priv, 0, ENET_PML_REG(i + 1));
719 enet_writel(priv, 0, ENET_PMH_REG(i + 1));
720 }
721
722 enet_writel(priv, val, ENET_RXCFG_REG);
723}
724
725/*
726 * set mac duplex parameters
727 */
728static void bcm_enet_set_duplex(struct bcm_enet_priv *priv, int fullduplex)
729{
730 u32 val;
731
732 val = enet_readl(priv, ENET_TXCTL_REG);
733 if (fullduplex)
734 val |= ENET_TXCTL_FD_MASK;
735 else
736 val &= ~ENET_TXCTL_FD_MASK;
737 enet_writel(priv, val, ENET_TXCTL_REG);
738}
739
740/*
741 * set mac flow control parameters
742 */
743static void bcm_enet_set_flow(struct bcm_enet_priv *priv, int rx_en, int tx_en)
744{
745 u32 val;
746
747 /* rx flow control (pause frame handling) */
748 val = enet_readl(priv, ENET_RXCFG_REG);
749 if (rx_en)
750 val |= ENET_RXCFG_ENFLOW_MASK;
751 else
752 val &= ~ENET_RXCFG_ENFLOW_MASK;
753 enet_writel(priv, val, ENET_RXCFG_REG);
754
755 if (!priv->dma_has_sram)
756 return;
757
758 /* tx flow control (pause frame generation) */
759 val = enet_dma_readl(priv, ENETDMA_CFG_REG);
760 if (tx_en)
761 val |= ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
762 else
763 val &= ~ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
764 enet_dma_writel(priv, val, ENETDMA_CFG_REG);
765}
766
767/*
768 * link changed callback (from phylib)
769 */
770static void bcm_enet_adjust_phy_link(struct net_device *dev)
771{
772 struct bcm_enet_priv *priv;
773 struct phy_device *phydev;
774 int status_changed;
775
776 priv = netdev_priv(dev);
777 phydev = dev->phydev;
778 status_changed = 0;
779
780 if (priv->old_link != phydev->link) {
781 status_changed = 1;
782 priv->old_link = phydev->link;
783 }
784
785 /* reflect duplex change in mac configuration */
786 if (phydev->link && phydev->duplex != priv->old_duplex) {
787 bcm_enet_set_duplex(priv,
788 (phydev->duplex == DUPLEX_FULL) ? 1 : 0);
789 status_changed = 1;
790 priv->old_duplex = phydev->duplex;
791 }
792
793 /* enable flow control if remote advertise it (trust phylib to
794 * check that duplex is full */
795 if (phydev->link && phydev->pause != priv->old_pause) {
796 int rx_pause_en, tx_pause_en;
797
798 if (phydev->pause) {
799 /* pause was advertised by lpa and us */
800 rx_pause_en = 1;
801 tx_pause_en = 1;
802 } else if (!priv->pause_auto) {
803 /* pause setting overridden by user */
804 rx_pause_en = priv->pause_rx;
805 tx_pause_en = priv->pause_tx;
806 } else {
807 rx_pause_en = 0;
808 tx_pause_en = 0;
809 }
810
811 bcm_enet_set_flow(priv, rx_pause_en, tx_pause_en);
812 status_changed = 1;
813 priv->old_pause = phydev->pause;
814 }
815
816 if (status_changed) {
817 pr_info("%s: link %s", dev->name, phydev->link ?
818 "UP" : "DOWN");
819 if (phydev->link)
820 pr_cont(" - %d/%s - flow control %s", phydev->speed,
821 DUPLEX_FULL == phydev->duplex ? "full" : "half",
822 phydev->pause == 1 ? "rx&tx" : "off");
823
824 pr_cont("\n");
825 }
826}
827
828/*
829 * link changed callback (if phylib is not used)
830 */
831static void bcm_enet_adjust_link(struct net_device *dev)
832{
833 struct bcm_enet_priv *priv;
834
835 priv = netdev_priv(dev);
836 bcm_enet_set_duplex(priv, priv->force_duplex_full);
837 bcm_enet_set_flow(priv, priv->pause_rx, priv->pause_tx);
838 netif_carrier_on(dev);
839
840 pr_info("%s: link forced UP - %d/%s - flow control %s/%s\n",
841 dev->name,
842 priv->force_speed_100 ? 100 : 10,
843 priv->force_duplex_full ? "full" : "half",
844 priv->pause_rx ? "rx" : "off",
845 priv->pause_tx ? "tx" : "off");
846}
847
848/*
849 * open callback, allocate dma rings & buffers and start rx operation
850 */
851static int bcm_enet_open(struct net_device *dev)
852{
853 struct bcm_enet_priv *priv;
854 struct sockaddr addr;
855 struct device *kdev;
856 struct phy_device *phydev;
857 int i, ret;
858 unsigned int size;
859 char phy_id[MII_BUS_ID_SIZE + 3];
860 void *p;
861 u32 val;
862
863 priv = netdev_priv(dev);
864 kdev = &priv->pdev->dev;
865
866 if (priv->has_phy) {
867 /* connect to PHY */
868 snprintf(phy_id, sizeof(phy_id), PHY_ID_FMT,
869 priv->mii_bus->id, priv->phy_id);
870
871 phydev = phy_connect(dev, phy_id, bcm_enet_adjust_phy_link,
872 PHY_INTERFACE_MODE_MII);
873
874 if (IS_ERR(phydev)) {
875 dev_err(kdev, "could not attach to PHY\n");
876 return PTR_ERR(phydev);
877 }
878
879 /* mask with MAC supported features */
880 phy_support_sym_pause(phydev);
881 phy_set_max_speed(phydev, SPEED_100);
882 phy_set_sym_pause(phydev, priv->pause_rx, priv->pause_rx,
883 priv->pause_auto);
884
885 phy_attached_info(phydev);
886
887 priv->old_link = 0;
888 priv->old_duplex = -1;
889 priv->old_pause = -1;
890 } else {
891 phydev = NULL;
892 }
893
894 /* mask all interrupts and request them */
895 enet_writel(priv, 0, ENET_IRMASK_REG);
896 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
897 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
898
899 ret = request_irq(dev->irq, bcm_enet_isr_mac, 0, dev->name, dev);
900 if (ret)
901 goto out_phy_disconnect;
902
903 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma, 0,
904 dev->name, dev);
905 if (ret)
906 goto out_freeirq;
907
908 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
909 0, dev->name, dev);
910 if (ret)
911 goto out_freeirq_rx;
912
913 /* initialize perfect match registers */
914 for (i = 0; i < 4; i++) {
915 enet_writel(priv, 0, ENET_PML_REG(i));
916 enet_writel(priv, 0, ENET_PMH_REG(i));
917 }
918
919 /* write device mac address */
920 memcpy(addr.sa_data, dev->dev_addr, ETH_ALEN);
921 bcm_enet_set_mac_address(dev, &addr);
922
923 /* allocate rx dma ring */
924 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
925 p = dma_alloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
926 if (!p) {
927 ret = -ENOMEM;
928 goto out_freeirq_tx;
929 }
930
931 priv->rx_desc_alloc_size = size;
932 priv->rx_desc_cpu = p;
933
934 /* allocate tx dma ring */
935 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
936 p = dma_alloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
937 if (!p) {
938 ret = -ENOMEM;
939 goto out_free_rx_ring;
940 }
941
942 priv->tx_desc_alloc_size = size;
943 priv->tx_desc_cpu = p;
944
945 priv->tx_skb = kcalloc(priv->tx_ring_size, sizeof(struct sk_buff *),
946 GFP_KERNEL);
947 if (!priv->tx_skb) {
948 ret = -ENOMEM;
949 goto out_free_tx_ring;
950 }
951
952 priv->tx_desc_count = priv->tx_ring_size;
953 priv->tx_dirty_desc = 0;
954 priv->tx_curr_desc = 0;
955 spin_lock_init(&priv->tx_lock);
956
957 /* init & fill rx ring with skbs */
958 priv->rx_skb = kcalloc(priv->rx_ring_size, sizeof(struct sk_buff *),
959 GFP_KERNEL);
960 if (!priv->rx_skb) {
961 ret = -ENOMEM;
962 goto out_free_tx_skb;
963 }
964
965 priv->rx_desc_count = 0;
966 priv->rx_dirty_desc = 0;
967 priv->rx_curr_desc = 0;
968
969 /* initialize flow control buffer allocation */
970 if (priv->dma_has_sram)
971 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
972 ENETDMA_BUFALLOC_REG(priv->rx_chan));
973 else
974 enet_dmac_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
975 ENETDMAC_BUFALLOC, priv->rx_chan);
976
977 if (bcm_enet_refill_rx(dev)) {
978 dev_err(kdev, "cannot allocate rx skb queue\n");
979 ret = -ENOMEM;
980 goto out;
981 }
982
983 /* write rx & tx ring addresses */
984 if (priv->dma_has_sram) {
985 enet_dmas_writel(priv, priv->rx_desc_dma,
986 ENETDMAS_RSTART_REG, priv->rx_chan);
987 enet_dmas_writel(priv, priv->tx_desc_dma,
988 ENETDMAS_RSTART_REG, priv->tx_chan);
989 } else {
990 enet_dmac_writel(priv, priv->rx_desc_dma,
991 ENETDMAC_RSTART, priv->rx_chan);
992 enet_dmac_writel(priv, priv->tx_desc_dma,
993 ENETDMAC_RSTART, priv->tx_chan);
994 }
995
996 /* clear remaining state ram for rx & tx channel */
997 if (priv->dma_has_sram) {
998 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
999 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
1000 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
1001 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
1002 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
1003 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
1004 } else {
1005 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->rx_chan);
1006 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->tx_chan);
1007 }
1008
1009 /* set max rx/tx length */
1010 enet_writel(priv, priv->hw_mtu, ENET_RXMAXLEN_REG);
1011 enet_writel(priv, priv->hw_mtu, ENET_TXMAXLEN_REG);
1012
1013 /* set dma maximum burst len */
1014 enet_dmac_writel(priv, priv->dma_maxburst,
1015 ENETDMAC_MAXBURST, priv->rx_chan);
1016 enet_dmac_writel(priv, priv->dma_maxburst,
1017 ENETDMAC_MAXBURST, priv->tx_chan);
1018
1019 /* set correct transmit fifo watermark */
1020 enet_writel(priv, BCMENET_TX_FIFO_TRESH, ENET_TXWMARK_REG);
1021
1022 /* set flow control low/high threshold to 1/3 / 2/3 */
1023 if (priv->dma_has_sram) {
1024 val = priv->rx_ring_size / 3;
1025 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
1026 val = (priv->rx_ring_size * 2) / 3;
1027 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
1028 } else {
1029 enet_dmac_writel(priv, 5, ENETDMAC_FC, priv->rx_chan);
1030 enet_dmac_writel(priv, priv->rx_ring_size, ENETDMAC_LEN, priv->rx_chan);
1031 enet_dmac_writel(priv, priv->tx_ring_size, ENETDMAC_LEN, priv->tx_chan);
1032 }
1033
1034 /* all set, enable mac and interrupts, start dma engine and
1035 * kick rx dma channel */
1036 wmb();
1037 val = enet_readl(priv, ENET_CTL_REG);
1038 val |= ENET_CTL_ENABLE_MASK;
1039 enet_writel(priv, val, ENET_CTL_REG);
1040 if (priv->dma_has_sram)
1041 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
1042 enet_dmac_writel(priv, priv->dma_chan_en_mask,
1043 ENETDMAC_CHANCFG, priv->rx_chan);
1044
1045 /* watch "mib counters about to overflow" interrupt */
1046 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
1047 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1048
1049 /* watch "packet transferred" interrupt in rx and tx */
1050 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1051 ENETDMAC_IR, priv->rx_chan);
1052 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1053 ENETDMAC_IR, priv->tx_chan);
1054
1055 /* make sure we enable napi before rx interrupt */
1056 napi_enable(&priv->napi);
1057
1058 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1059 ENETDMAC_IRMASK, priv->rx_chan);
1060 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1061 ENETDMAC_IRMASK, priv->tx_chan);
1062
1063 if (phydev)
1064 phy_start(phydev);
1065 else
1066 bcm_enet_adjust_link(dev);
1067
1068 netif_start_queue(dev);
1069 return 0;
1070
1071out:
1072 for (i = 0; i < priv->rx_ring_size; i++) {
1073 struct bcm_enet_desc *desc;
1074
1075 if (!priv->rx_skb[i])
1076 continue;
1077
1078 desc = &priv->rx_desc_cpu[i];
1079 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
1080 DMA_FROM_DEVICE);
1081 kfree_skb(priv->rx_skb[i]);
1082 }
1083 kfree(priv->rx_skb);
1084
1085out_free_tx_skb:
1086 kfree(priv->tx_skb);
1087
1088out_free_tx_ring:
1089 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1090 priv->tx_desc_cpu, priv->tx_desc_dma);
1091
1092out_free_rx_ring:
1093 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1094 priv->rx_desc_cpu, priv->rx_desc_dma);
1095
1096out_freeirq_tx:
1097 free_irq(priv->irq_tx, dev);
1098
1099out_freeirq_rx:
1100 free_irq(priv->irq_rx, dev);
1101
1102out_freeirq:
1103 free_irq(dev->irq, dev);
1104
1105out_phy_disconnect:
1106 if (phydev)
1107 phy_disconnect(phydev);
1108
1109 return ret;
1110}
1111
1112/*
1113 * disable mac
1114 */
1115static void bcm_enet_disable_mac(struct bcm_enet_priv *priv)
1116{
1117 int limit;
1118 u32 val;
1119
1120 val = enet_readl(priv, ENET_CTL_REG);
1121 val |= ENET_CTL_DISABLE_MASK;
1122 enet_writel(priv, val, ENET_CTL_REG);
1123
1124 limit = 1000;
1125 do {
1126 u32 val;
1127
1128 val = enet_readl(priv, ENET_CTL_REG);
1129 if (!(val & ENET_CTL_DISABLE_MASK))
1130 break;
1131 udelay(1);
1132 } while (limit--);
1133}
1134
1135/*
1136 * disable dma in given channel
1137 */
1138static void bcm_enet_disable_dma(struct bcm_enet_priv *priv, int chan)
1139{
1140 int limit;
1141
1142 enet_dmac_writel(priv, 0, ENETDMAC_CHANCFG, chan);
1143
1144 limit = 1000;
1145 do {
1146 u32 val;
1147
1148 val = enet_dmac_readl(priv, ENETDMAC_CHANCFG, chan);
1149 if (!(val & ENETDMAC_CHANCFG_EN_MASK))
1150 break;
1151 udelay(1);
1152 } while (limit--);
1153}
1154
1155/*
1156 * stop callback
1157 */
1158static int bcm_enet_stop(struct net_device *dev)
1159{
1160 struct bcm_enet_priv *priv;
1161 struct device *kdev;
1162 int i;
1163
1164 priv = netdev_priv(dev);
1165 kdev = &priv->pdev->dev;
1166
1167 netif_stop_queue(dev);
1168 napi_disable(&priv->napi);
1169 if (priv->has_phy)
1170 phy_stop(dev->phydev);
1171 del_timer_sync(&priv->rx_timeout);
1172
1173 /* mask all interrupts */
1174 enet_writel(priv, 0, ENET_IRMASK_REG);
1175 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
1176 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
1177
1178 /* make sure no mib update is scheduled */
1179 cancel_work_sync(&priv->mib_update_task);
1180
1181 /* disable dma & mac */
1182 bcm_enet_disable_dma(priv, priv->tx_chan);
1183 bcm_enet_disable_dma(priv, priv->rx_chan);
1184 bcm_enet_disable_mac(priv);
1185
1186 /* force reclaim of all tx buffers */
1187 bcm_enet_tx_reclaim(dev, 1);
1188
1189 /* free the rx skb ring */
1190 for (i = 0; i < priv->rx_ring_size; i++) {
1191 struct bcm_enet_desc *desc;
1192
1193 if (!priv->rx_skb[i])
1194 continue;
1195
1196 desc = &priv->rx_desc_cpu[i];
1197 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
1198 DMA_FROM_DEVICE);
1199 kfree_skb(priv->rx_skb[i]);
1200 }
1201
1202 /* free remaining allocated memory */
1203 kfree(priv->rx_skb);
1204 kfree(priv->tx_skb);
1205 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1206 priv->rx_desc_cpu, priv->rx_desc_dma);
1207 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1208 priv->tx_desc_cpu, priv->tx_desc_dma);
1209 free_irq(priv->irq_tx, dev);
1210 free_irq(priv->irq_rx, dev);
1211 free_irq(dev->irq, dev);
1212
1213 /* release phy */
1214 if (priv->has_phy)
1215 phy_disconnect(dev->phydev);
1216
1217 return 0;
1218}
1219
1220/*
1221 * ethtool callbacks
1222 */
1223struct bcm_enet_stats {
1224 char stat_string[ETH_GSTRING_LEN];
1225 int sizeof_stat;
1226 int stat_offset;
1227 int mib_reg;
1228};
1229
1230#define GEN_STAT(m) sizeof(((struct bcm_enet_priv *)0)->m), \
1231 offsetof(struct bcm_enet_priv, m)
1232#define DEV_STAT(m) sizeof(((struct net_device_stats *)0)->m), \
1233 offsetof(struct net_device_stats, m)
1234
1235static const struct bcm_enet_stats bcm_enet_gstrings_stats[] = {
1236 { "rx_packets", DEV_STAT(rx_packets), -1 },
1237 { "tx_packets", DEV_STAT(tx_packets), -1 },
1238 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
1239 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
1240 { "rx_errors", DEV_STAT(rx_errors), -1 },
1241 { "tx_errors", DEV_STAT(tx_errors), -1 },
1242 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
1243 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
1244
1245 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETH_MIB_RX_GD_OCTETS},
1246 { "rx_good_pkts", GEN_STAT(mib.rx_gd_pkts), ETH_MIB_RX_GD_PKTS },
1247 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETH_MIB_RX_BRDCAST },
1248 { "rx_multicast", GEN_STAT(mib.rx_mult), ETH_MIB_RX_MULT },
1249 { "rx_64_octets", GEN_STAT(mib.rx_64), ETH_MIB_RX_64 },
1250 { "rx_65_127_oct", GEN_STAT(mib.rx_65_127), ETH_MIB_RX_65_127 },
1251 { "rx_128_255_oct", GEN_STAT(mib.rx_128_255), ETH_MIB_RX_128_255 },
1252 { "rx_256_511_oct", GEN_STAT(mib.rx_256_511), ETH_MIB_RX_256_511 },
1253 { "rx_512_1023_oct", GEN_STAT(mib.rx_512_1023), ETH_MIB_RX_512_1023 },
1254 { "rx_1024_max_oct", GEN_STAT(mib.rx_1024_max), ETH_MIB_RX_1024_MAX },
1255 { "rx_jabber", GEN_STAT(mib.rx_jab), ETH_MIB_RX_JAB },
1256 { "rx_oversize", GEN_STAT(mib.rx_ovr), ETH_MIB_RX_OVR },
1257 { "rx_fragment", GEN_STAT(mib.rx_frag), ETH_MIB_RX_FRAG },
1258 { "rx_dropped", GEN_STAT(mib.rx_drop), ETH_MIB_RX_DROP },
1259 { "rx_crc_align", GEN_STAT(mib.rx_crc_align), ETH_MIB_RX_CRC_ALIGN },
1260 { "rx_undersize", GEN_STAT(mib.rx_und), ETH_MIB_RX_UND },
1261 { "rx_crc", GEN_STAT(mib.rx_crc), ETH_MIB_RX_CRC },
1262 { "rx_align", GEN_STAT(mib.rx_align), ETH_MIB_RX_ALIGN },
1263 { "rx_symbol_error", GEN_STAT(mib.rx_sym), ETH_MIB_RX_SYM },
1264 { "rx_pause", GEN_STAT(mib.rx_pause), ETH_MIB_RX_PAUSE },
1265 { "rx_control", GEN_STAT(mib.rx_cntrl), ETH_MIB_RX_CNTRL },
1266
1267 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETH_MIB_TX_GD_OCTETS },
1268 { "tx_good_pkts", GEN_STAT(mib.tx_gd_pkts), ETH_MIB_TX_GD_PKTS },
1269 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETH_MIB_TX_BRDCAST },
1270 { "tx_multicast", GEN_STAT(mib.tx_mult), ETH_MIB_TX_MULT },
1271 { "tx_64_oct", GEN_STAT(mib.tx_64), ETH_MIB_TX_64 },
1272 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETH_MIB_TX_65_127 },
1273 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETH_MIB_TX_128_255 },
1274 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETH_MIB_TX_256_511 },
1275 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETH_MIB_TX_512_1023},
1276 { "tx_1024_max_oct", GEN_STAT(mib.tx_1024_max), ETH_MIB_TX_1024_MAX },
1277 { "tx_jabber", GEN_STAT(mib.tx_jab), ETH_MIB_TX_JAB },
1278 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETH_MIB_TX_OVR },
1279 { "tx_fragment", GEN_STAT(mib.tx_frag), ETH_MIB_TX_FRAG },
1280 { "tx_underrun", GEN_STAT(mib.tx_underrun), ETH_MIB_TX_UNDERRUN },
1281 { "tx_collisions", GEN_STAT(mib.tx_col), ETH_MIB_TX_COL },
1282 { "tx_single_collision", GEN_STAT(mib.tx_1_col), ETH_MIB_TX_1_COL },
1283 { "tx_multiple_collision", GEN_STAT(mib.tx_m_col), ETH_MIB_TX_M_COL },
1284 { "tx_excess_collision", GEN_STAT(mib.tx_ex_col), ETH_MIB_TX_EX_COL },
1285 { "tx_late_collision", GEN_STAT(mib.tx_late), ETH_MIB_TX_LATE },
1286 { "tx_deferred", GEN_STAT(mib.tx_def), ETH_MIB_TX_DEF },
1287 { "tx_carrier_sense", GEN_STAT(mib.tx_crs), ETH_MIB_TX_CRS },
1288 { "tx_pause", GEN_STAT(mib.tx_pause), ETH_MIB_TX_PAUSE },
1289
1290};
1291
1292#define BCM_ENET_STATS_LEN ARRAY_SIZE(bcm_enet_gstrings_stats)
1293
1294static const u32 unused_mib_regs[] = {
1295 ETH_MIB_TX_ALL_OCTETS,
1296 ETH_MIB_TX_ALL_PKTS,
1297 ETH_MIB_RX_ALL_OCTETS,
1298 ETH_MIB_RX_ALL_PKTS,
1299};
1300
1301
1302static void bcm_enet_get_drvinfo(struct net_device *netdev,
1303 struct ethtool_drvinfo *drvinfo)
1304{
1305 strlcpy(drvinfo->driver, bcm_enet_driver_name, sizeof(drvinfo->driver));
1306 strlcpy(drvinfo->bus_info, "bcm63xx", sizeof(drvinfo->bus_info));
1307}
1308
1309static int bcm_enet_get_sset_count(struct net_device *netdev,
1310 int string_set)
1311{
1312 switch (string_set) {
1313 case ETH_SS_STATS:
1314 return BCM_ENET_STATS_LEN;
1315 default:
1316 return -EINVAL;
1317 }
1318}
1319
1320static void bcm_enet_get_strings(struct net_device *netdev,
1321 u32 stringset, u8 *data)
1322{
1323 int i;
1324
1325 switch (stringset) {
1326 case ETH_SS_STATS:
1327 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1328 memcpy(data + i * ETH_GSTRING_LEN,
1329 bcm_enet_gstrings_stats[i].stat_string,
1330 ETH_GSTRING_LEN);
1331 }
1332 break;
1333 }
1334}
1335
1336static void update_mib_counters(struct bcm_enet_priv *priv)
1337{
1338 int i;
1339
1340 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1341 const struct bcm_enet_stats *s;
1342 u32 val;
1343 char *p;
1344
1345 s = &bcm_enet_gstrings_stats[i];
1346 if (s->mib_reg == -1)
1347 continue;
1348
1349 val = enet_readl(priv, ENET_MIB_REG(s->mib_reg));
1350 p = (char *)priv + s->stat_offset;
1351
1352 if (s->sizeof_stat == sizeof(u64))
1353 *(u64 *)p += val;
1354 else
1355 *(u32 *)p += val;
1356 }
1357
1358 /* also empty unused mib counters to make sure mib counter
1359 * overflow interrupt is cleared */
1360 for (i = 0; i < ARRAY_SIZE(unused_mib_regs); i++)
1361 (void)enet_readl(priv, ENET_MIB_REG(unused_mib_regs[i]));
1362}
1363
1364static void bcm_enet_update_mib_counters_defer(struct work_struct *t)
1365{
1366 struct bcm_enet_priv *priv;
1367
1368 priv = container_of(t, struct bcm_enet_priv, mib_update_task);
1369 mutex_lock(&priv->mib_update_lock);
1370 update_mib_counters(priv);
1371 mutex_unlock(&priv->mib_update_lock);
1372
1373 /* reenable mib interrupt */
1374 if (netif_running(priv->net_dev))
1375 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1376}
1377
1378static void bcm_enet_get_ethtool_stats(struct net_device *netdev,
1379 struct ethtool_stats *stats,
1380 u64 *data)
1381{
1382 struct bcm_enet_priv *priv;
1383 int i;
1384
1385 priv = netdev_priv(netdev);
1386
1387 mutex_lock(&priv->mib_update_lock);
1388 update_mib_counters(priv);
1389
1390 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1391 const struct bcm_enet_stats *s;
1392 char *p;
1393
1394 s = &bcm_enet_gstrings_stats[i];
1395 if (s->mib_reg == -1)
1396 p = (char *)&netdev->stats;
1397 else
1398 p = (char *)priv;
1399 p += s->stat_offset;
1400 data[i] = (s->sizeof_stat == sizeof(u64)) ?
1401 *(u64 *)p : *(u32 *)p;
1402 }
1403 mutex_unlock(&priv->mib_update_lock);
1404}
1405
1406static int bcm_enet_nway_reset(struct net_device *dev)
1407{
1408 struct bcm_enet_priv *priv;
1409
1410 priv = netdev_priv(dev);
1411 if (priv->has_phy)
1412 return phy_ethtool_nway_reset(dev);
1413
1414 return -EOPNOTSUPP;
1415}
1416
1417static int bcm_enet_get_link_ksettings(struct net_device *dev,
1418 struct ethtool_link_ksettings *cmd)
1419{
1420 struct bcm_enet_priv *priv;
1421 u32 supported, advertising;
1422
1423 priv = netdev_priv(dev);
1424
1425 if (priv->has_phy) {
1426 if (!dev->phydev)
1427 return -ENODEV;
1428
1429 phy_ethtool_ksettings_get(dev->phydev, cmd);
1430
1431 return 0;
1432 } else {
1433 cmd->base.autoneg = 0;
1434 cmd->base.speed = (priv->force_speed_100) ?
1435 SPEED_100 : SPEED_10;
1436 cmd->base.duplex = (priv->force_duplex_full) ?
1437 DUPLEX_FULL : DUPLEX_HALF;
1438 supported = ADVERTISED_10baseT_Half |
1439 ADVERTISED_10baseT_Full |
1440 ADVERTISED_100baseT_Half |
1441 ADVERTISED_100baseT_Full;
1442 advertising = 0;
1443 ethtool_convert_legacy_u32_to_link_mode(
1444 cmd->link_modes.supported, supported);
1445 ethtool_convert_legacy_u32_to_link_mode(
1446 cmd->link_modes.advertising, advertising);
1447 cmd->base.port = PORT_MII;
1448 }
1449 return 0;
1450}
1451
1452static int bcm_enet_set_link_ksettings(struct net_device *dev,
1453 const struct ethtool_link_ksettings *cmd)
1454{
1455 struct bcm_enet_priv *priv;
1456
1457 priv = netdev_priv(dev);
1458 if (priv->has_phy) {
1459 if (!dev->phydev)
1460 return -ENODEV;
1461 return phy_ethtool_ksettings_set(dev->phydev, cmd);
1462 } else {
1463
1464 if (cmd->base.autoneg ||
1465 (cmd->base.speed != SPEED_100 &&
1466 cmd->base.speed != SPEED_10) ||
1467 cmd->base.port != PORT_MII)
1468 return -EINVAL;
1469
1470 priv->force_speed_100 =
1471 (cmd->base.speed == SPEED_100) ? 1 : 0;
1472 priv->force_duplex_full =
1473 (cmd->base.duplex == DUPLEX_FULL) ? 1 : 0;
1474
1475 if (netif_running(dev))
1476 bcm_enet_adjust_link(dev);
1477 return 0;
1478 }
1479}
1480
1481static void bcm_enet_get_ringparam(struct net_device *dev,
1482 struct ethtool_ringparam *ering)
1483{
1484 struct bcm_enet_priv *priv;
1485
1486 priv = netdev_priv(dev);
1487
1488 /* rx/tx ring is actually only limited by memory */
1489 ering->rx_max_pending = 8192;
1490 ering->tx_max_pending = 8192;
1491 ering->rx_pending = priv->rx_ring_size;
1492 ering->tx_pending = priv->tx_ring_size;
1493}
1494
1495static int bcm_enet_set_ringparam(struct net_device *dev,
1496 struct ethtool_ringparam *ering)
1497{
1498 struct bcm_enet_priv *priv;
1499 int was_running;
1500
1501 priv = netdev_priv(dev);
1502
1503 was_running = 0;
1504 if (netif_running(dev)) {
1505 bcm_enet_stop(dev);
1506 was_running = 1;
1507 }
1508
1509 priv->rx_ring_size = ering->rx_pending;
1510 priv->tx_ring_size = ering->tx_pending;
1511
1512 if (was_running) {
1513 int err;
1514
1515 err = bcm_enet_open(dev);
1516 if (err)
1517 dev_close(dev);
1518 else
1519 bcm_enet_set_multicast_list(dev);
1520 }
1521 return 0;
1522}
1523
1524static void bcm_enet_get_pauseparam(struct net_device *dev,
1525 struct ethtool_pauseparam *ecmd)
1526{
1527 struct bcm_enet_priv *priv;
1528
1529 priv = netdev_priv(dev);
1530 ecmd->autoneg = priv->pause_auto;
1531 ecmd->rx_pause = priv->pause_rx;
1532 ecmd->tx_pause = priv->pause_tx;
1533}
1534
1535static int bcm_enet_set_pauseparam(struct net_device *dev,
1536 struct ethtool_pauseparam *ecmd)
1537{
1538 struct bcm_enet_priv *priv;
1539
1540 priv = netdev_priv(dev);
1541
1542 if (priv->has_phy) {
1543 if (ecmd->autoneg && (ecmd->rx_pause != ecmd->tx_pause)) {
1544 /* asymetric pause mode not supported,
1545 * actually possible but integrated PHY has RO
1546 * asym_pause bit */
1547 return -EINVAL;
1548 }
1549 } else {
1550 /* no pause autoneg on direct mii connection */
1551 if (ecmd->autoneg)
1552 return -EINVAL;
1553 }
1554
1555 priv->pause_auto = ecmd->autoneg;
1556 priv->pause_rx = ecmd->rx_pause;
1557 priv->pause_tx = ecmd->tx_pause;
1558
1559 return 0;
1560}
1561
1562static const struct ethtool_ops bcm_enet_ethtool_ops = {
1563 .get_strings = bcm_enet_get_strings,
1564 .get_sset_count = bcm_enet_get_sset_count,
1565 .get_ethtool_stats = bcm_enet_get_ethtool_stats,
1566 .nway_reset = bcm_enet_nway_reset,
1567 .get_drvinfo = bcm_enet_get_drvinfo,
1568 .get_link = ethtool_op_get_link,
1569 .get_ringparam = bcm_enet_get_ringparam,
1570 .set_ringparam = bcm_enet_set_ringparam,
1571 .get_pauseparam = bcm_enet_get_pauseparam,
1572 .set_pauseparam = bcm_enet_set_pauseparam,
1573 .get_link_ksettings = bcm_enet_get_link_ksettings,
1574 .set_link_ksettings = bcm_enet_set_link_ksettings,
1575};
1576
1577static int bcm_enet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
1578{
1579 struct bcm_enet_priv *priv;
1580
1581 priv = netdev_priv(dev);
1582 if (priv->has_phy) {
1583 if (!dev->phydev)
1584 return -ENODEV;
1585 return phy_mii_ioctl(dev->phydev, rq, cmd);
1586 } else {
1587 struct mii_if_info mii;
1588
1589 mii.dev = dev;
1590 mii.mdio_read = bcm_enet_mdio_read_mii;
1591 mii.mdio_write = bcm_enet_mdio_write_mii;
1592 mii.phy_id = 0;
1593 mii.phy_id_mask = 0x3f;
1594 mii.reg_num_mask = 0x1f;
1595 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
1596 }
1597}
1598
1599/*
1600 * adjust mtu, can't be called while device is running
1601 */
1602static int bcm_enet_change_mtu(struct net_device *dev, int new_mtu)
1603{
1604 struct bcm_enet_priv *priv = netdev_priv(dev);
1605 int actual_mtu = new_mtu;
1606
1607 if (netif_running(dev))
1608 return -EBUSY;
1609
1610 /* add ethernet header + vlan tag size */
1611 actual_mtu += VLAN_ETH_HLEN;
1612
1613 /*
1614 * setup maximum size before we get overflow mark in
1615 * descriptor, note that this will not prevent reception of
1616 * big frames, they will be split into multiple buffers
1617 * anyway
1618 */
1619 priv->hw_mtu = actual_mtu;
1620
1621 /*
1622 * align rx buffer size to dma burst len, account FCS since
1623 * it's appended
1624 */
1625 priv->rx_skb_size = ALIGN(actual_mtu + ETH_FCS_LEN,
1626 priv->dma_maxburst * 4);
1627
1628 dev->mtu = new_mtu;
1629 return 0;
1630}
1631
1632/*
1633 * preinit hardware to allow mii operation while device is down
1634 */
1635static void bcm_enet_hw_preinit(struct bcm_enet_priv *priv)
1636{
1637 u32 val;
1638 int limit;
1639
1640 /* make sure mac is disabled */
1641 bcm_enet_disable_mac(priv);
1642
1643 /* soft reset mac */
1644 val = ENET_CTL_SRESET_MASK;
1645 enet_writel(priv, val, ENET_CTL_REG);
1646 wmb();
1647
1648 limit = 1000;
1649 do {
1650 val = enet_readl(priv, ENET_CTL_REG);
1651 if (!(val & ENET_CTL_SRESET_MASK))
1652 break;
1653 udelay(1);
1654 } while (limit--);
1655
1656 /* select correct mii interface */
1657 val = enet_readl(priv, ENET_CTL_REG);
1658 if (priv->use_external_mii)
1659 val |= ENET_CTL_EPHYSEL_MASK;
1660 else
1661 val &= ~ENET_CTL_EPHYSEL_MASK;
1662 enet_writel(priv, val, ENET_CTL_REG);
1663
1664 /* turn on mdc clock */
1665 enet_writel(priv, (0x1f << ENET_MIISC_MDCFREQDIV_SHIFT) |
1666 ENET_MIISC_PREAMBLEEN_MASK, ENET_MIISC_REG);
1667
1668 /* set mib counters to self-clear when read */
1669 val = enet_readl(priv, ENET_MIBCTL_REG);
1670 val |= ENET_MIBCTL_RDCLEAR_MASK;
1671 enet_writel(priv, val, ENET_MIBCTL_REG);
1672}
1673
1674static const struct net_device_ops bcm_enet_ops = {
1675 .ndo_open = bcm_enet_open,
1676 .ndo_stop = bcm_enet_stop,
1677 .ndo_start_xmit = bcm_enet_start_xmit,
1678 .ndo_set_mac_address = bcm_enet_set_mac_address,
1679 .ndo_set_rx_mode = bcm_enet_set_multicast_list,
1680 .ndo_do_ioctl = bcm_enet_ioctl,
1681 .ndo_change_mtu = bcm_enet_change_mtu,
1682};
1683
1684/*
1685 * allocate netdevice, request register memory and register device.
1686 */
1687static int bcm_enet_probe(struct platform_device *pdev)
1688{
1689 struct bcm_enet_priv *priv;
1690 struct net_device *dev;
1691 struct bcm63xx_enet_platform_data *pd;
1692 struct resource *res_irq, *res_irq_rx, *res_irq_tx;
1693 struct mii_bus *bus;
1694 int i, ret;
1695
1696 if (!bcm_enet_shared_base[0])
1697 return -EPROBE_DEFER;
1698
1699 res_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1700 res_irq_rx = platform_get_resource(pdev, IORESOURCE_IRQ, 1);
1701 res_irq_tx = platform_get_resource(pdev, IORESOURCE_IRQ, 2);
1702 if (!res_irq || !res_irq_rx || !res_irq_tx)
1703 return -ENODEV;
1704
1705 dev = alloc_etherdev(sizeof(*priv));
1706 if (!dev)
1707 return -ENOMEM;
1708 priv = netdev_priv(dev);
1709
1710 priv->enet_is_sw = false;
1711 priv->dma_maxburst = BCMENET_DMA_MAXBURST;
1712
1713 ret = bcm_enet_change_mtu(dev, dev->mtu);
1714 if (ret)
1715 goto out;
1716
1717 priv->base = devm_platform_ioremap_resource(pdev, 0);
1718 if (IS_ERR(priv->base)) {
1719 ret = PTR_ERR(priv->base);
1720 goto out;
1721 }
1722
1723 dev->irq = priv->irq = res_irq->start;
1724 priv->irq_rx = res_irq_rx->start;
1725 priv->irq_tx = res_irq_tx->start;
1726
1727 priv->mac_clk = devm_clk_get(&pdev->dev, "enet");
1728 if (IS_ERR(priv->mac_clk)) {
1729 ret = PTR_ERR(priv->mac_clk);
1730 goto out;
1731 }
1732 ret = clk_prepare_enable(priv->mac_clk);
1733 if (ret)
1734 goto out;
1735
1736 /* initialize default and fetch platform data */
1737 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
1738 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
1739
1740 pd = dev_get_platdata(&pdev->dev);
1741 if (pd) {
1742 memcpy(dev->dev_addr, pd->mac_addr, ETH_ALEN);
1743 priv->has_phy = pd->has_phy;
1744 priv->phy_id = pd->phy_id;
1745 priv->has_phy_interrupt = pd->has_phy_interrupt;
1746 priv->phy_interrupt = pd->phy_interrupt;
1747 priv->use_external_mii = !pd->use_internal_phy;
1748 priv->pause_auto = pd->pause_auto;
1749 priv->pause_rx = pd->pause_rx;
1750 priv->pause_tx = pd->pause_tx;
1751 priv->force_duplex_full = pd->force_duplex_full;
1752 priv->force_speed_100 = pd->force_speed_100;
1753 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
1754 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
1755 priv->dma_chan_width = pd->dma_chan_width;
1756 priv->dma_has_sram = pd->dma_has_sram;
1757 priv->dma_desc_shift = pd->dma_desc_shift;
1758 priv->rx_chan = pd->rx_chan;
1759 priv->tx_chan = pd->tx_chan;
1760 }
1761
1762 if (priv->has_phy && !priv->use_external_mii) {
1763 /* using internal PHY, enable clock */
1764 priv->phy_clk = devm_clk_get(&pdev->dev, "ephy");
1765 if (IS_ERR(priv->phy_clk)) {
1766 ret = PTR_ERR(priv->phy_clk);
1767 priv->phy_clk = NULL;
1768 goto out_disable_clk_mac;
1769 }
1770 ret = clk_prepare_enable(priv->phy_clk);
1771 if (ret)
1772 goto out_disable_clk_mac;
1773 }
1774
1775 /* do minimal hardware init to be able to probe mii bus */
1776 bcm_enet_hw_preinit(priv);
1777
1778 /* MII bus registration */
1779 if (priv->has_phy) {
1780
1781 priv->mii_bus = mdiobus_alloc();
1782 if (!priv->mii_bus) {
1783 ret = -ENOMEM;
1784 goto out_uninit_hw;
1785 }
1786
1787 bus = priv->mii_bus;
1788 bus->name = "bcm63xx_enet MII bus";
1789 bus->parent = &pdev->dev;
1790 bus->priv = priv;
1791 bus->read = bcm_enet_mdio_read_phylib;
1792 bus->write = bcm_enet_mdio_write_phylib;
1793 sprintf(bus->id, "%s-%d", pdev->name, pdev->id);
1794
1795 /* only probe bus where we think the PHY is, because
1796 * the mdio read operation return 0 instead of 0xffff
1797 * if a slave is not present on hw */
1798 bus->phy_mask = ~(1 << priv->phy_id);
1799
1800 if (priv->has_phy_interrupt)
1801 bus->irq[priv->phy_id] = priv->phy_interrupt;
1802
1803 ret = mdiobus_register(bus);
1804 if (ret) {
1805 dev_err(&pdev->dev, "unable to register mdio bus\n");
1806 goto out_free_mdio;
1807 }
1808 } else {
1809
1810 /* run platform code to initialize PHY device */
1811 if (pd && pd->mii_config &&
1812 pd->mii_config(dev, 1, bcm_enet_mdio_read_mii,
1813 bcm_enet_mdio_write_mii)) {
1814 dev_err(&pdev->dev, "unable to configure mdio bus\n");
1815 goto out_uninit_hw;
1816 }
1817 }
1818
1819 spin_lock_init(&priv->rx_lock);
1820
1821 /* init rx timeout (used for oom) */
1822 timer_setup(&priv->rx_timeout, bcm_enet_refill_rx_timer, 0);
1823
1824 /* init the mib update lock&work */
1825 mutex_init(&priv->mib_update_lock);
1826 INIT_WORK(&priv->mib_update_task, bcm_enet_update_mib_counters_defer);
1827
1828 /* zero mib counters */
1829 for (i = 0; i < ENET_MIB_REG_COUNT; i++)
1830 enet_writel(priv, 0, ENET_MIB_REG(i));
1831
1832 /* register netdevice */
1833 dev->netdev_ops = &bcm_enet_ops;
1834 netif_napi_add(dev, &priv->napi, bcm_enet_poll, 16);
1835
1836 dev->ethtool_ops = &bcm_enet_ethtool_ops;
1837 /* MTU range: 46 - 2028 */
1838 dev->min_mtu = ETH_ZLEN - ETH_HLEN;
1839 dev->max_mtu = BCMENET_MAX_MTU - VLAN_ETH_HLEN;
1840 SET_NETDEV_DEV(dev, &pdev->dev);
1841
1842 ret = register_netdev(dev);
1843 if (ret)
1844 goto out_unregister_mdio;
1845
1846 netif_carrier_off(dev);
1847 platform_set_drvdata(pdev, dev);
1848 priv->pdev = pdev;
1849 priv->net_dev = dev;
1850
1851 return 0;
1852
1853out_unregister_mdio:
1854 if (priv->mii_bus)
1855 mdiobus_unregister(priv->mii_bus);
1856
1857out_free_mdio:
1858 if (priv->mii_bus)
1859 mdiobus_free(priv->mii_bus);
1860
1861out_uninit_hw:
1862 /* turn off mdc clock */
1863 enet_writel(priv, 0, ENET_MIISC_REG);
1864 clk_disable_unprepare(priv->phy_clk);
1865
1866out_disable_clk_mac:
1867 clk_disable_unprepare(priv->mac_clk);
1868out:
1869 free_netdev(dev);
1870 return ret;
1871}
1872
1873
1874/*
1875 * exit func, stops hardware and unregisters netdevice
1876 */
1877static int bcm_enet_remove(struct platform_device *pdev)
1878{
1879 struct bcm_enet_priv *priv;
1880 struct net_device *dev;
1881
1882 /* stop netdevice */
1883 dev = platform_get_drvdata(pdev);
1884 priv = netdev_priv(dev);
1885 unregister_netdev(dev);
1886
1887 /* turn off mdc clock */
1888 enet_writel(priv, 0, ENET_MIISC_REG);
1889
1890 if (priv->has_phy) {
1891 mdiobus_unregister(priv->mii_bus);
1892 mdiobus_free(priv->mii_bus);
1893 } else {
1894 struct bcm63xx_enet_platform_data *pd;
1895
1896 pd = dev_get_platdata(&pdev->dev);
1897 if (pd && pd->mii_config)
1898 pd->mii_config(dev, 0, bcm_enet_mdio_read_mii,
1899 bcm_enet_mdio_write_mii);
1900 }
1901
1902 /* disable hw block clocks */
1903 clk_disable_unprepare(priv->phy_clk);
1904 clk_disable_unprepare(priv->mac_clk);
1905
1906 free_netdev(dev);
1907 return 0;
1908}
1909
1910struct platform_driver bcm63xx_enet_driver = {
1911 .probe = bcm_enet_probe,
1912 .remove = bcm_enet_remove,
1913 .driver = {
1914 .name = "bcm63xx_enet",
1915 .owner = THIS_MODULE,
1916 },
1917};
1918
1919/*
1920 * switch mii access callbacks
1921 */
1922static int bcmenet_sw_mdio_read(struct bcm_enet_priv *priv,
1923 int ext, int phy_id, int location)
1924{
1925 u32 reg;
1926 int ret;
1927
1928 spin_lock_bh(&priv->enetsw_mdio_lock);
1929 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
1930
1931 reg = ENETSW_MDIOC_RD_MASK |
1932 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
1933 (location << ENETSW_MDIOC_REG_SHIFT);
1934
1935 if (ext)
1936 reg |= ENETSW_MDIOC_EXT_MASK;
1937
1938 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
1939 udelay(50);
1940 ret = enetsw_readw(priv, ENETSW_MDIOD_REG);
1941 spin_unlock_bh(&priv->enetsw_mdio_lock);
1942 return ret;
1943}
1944
1945static void bcmenet_sw_mdio_write(struct bcm_enet_priv *priv,
1946 int ext, int phy_id, int location,
1947 uint16_t data)
1948{
1949 u32 reg;
1950
1951 spin_lock_bh(&priv->enetsw_mdio_lock);
1952 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
1953
1954 reg = ENETSW_MDIOC_WR_MASK |
1955 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
1956 (location << ENETSW_MDIOC_REG_SHIFT);
1957
1958 if (ext)
1959 reg |= ENETSW_MDIOC_EXT_MASK;
1960
1961 reg |= data;
1962
1963 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
1964 udelay(50);
1965 spin_unlock_bh(&priv->enetsw_mdio_lock);
1966}
1967
1968static inline int bcm_enet_port_is_rgmii(int portid)
1969{
1970 return portid >= ENETSW_RGMII_PORT0;
1971}
1972
1973/*
1974 * enet sw PHY polling
1975 */
1976static void swphy_poll_timer(struct timer_list *t)
1977{
1978 struct bcm_enet_priv *priv = from_timer(priv, t, swphy_poll);
1979 unsigned int i;
1980
1981 for (i = 0; i < priv->num_ports; i++) {
1982 struct bcm63xx_enetsw_port *port;
1983 int val, j, up, advertise, lpa, speed, duplex, media;
1984 int external_phy = bcm_enet_port_is_rgmii(i);
1985 u8 override;
1986
1987 port = &priv->used_ports[i];
1988 if (!port->used)
1989 continue;
1990
1991 if (port->bypass_link)
1992 continue;
1993
1994 /* dummy read to clear */
1995 for (j = 0; j < 2; j++)
1996 val = bcmenet_sw_mdio_read(priv, external_phy,
1997 port->phy_id, MII_BMSR);
1998
1999 if (val == 0xffff)
2000 continue;
2001
2002 up = (val & BMSR_LSTATUS) ? 1 : 0;
2003 if (!(up ^ priv->sw_port_link[i]))
2004 continue;
2005
2006 priv->sw_port_link[i] = up;
2007
2008 /* link changed */
2009 if (!up) {
2010 dev_info(&priv->pdev->dev, "link DOWN on %s\n",
2011 port->name);
2012 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2013 ENETSW_PORTOV_REG(i));
2014 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2015 ENETSW_PTCTRL_TXDIS_MASK,
2016 ENETSW_PTCTRL_REG(i));
2017 continue;
2018 }
2019
2020 advertise = bcmenet_sw_mdio_read(priv, external_phy,
2021 port->phy_id, MII_ADVERTISE);
2022
2023 lpa = bcmenet_sw_mdio_read(priv, external_phy, port->phy_id,
2024 MII_LPA);
2025
2026 /* figure out media and duplex from advertise and LPA values */
2027 media = mii_nway_result(lpa & advertise);
2028 duplex = (media & ADVERTISE_FULL) ? 1 : 0;
2029
2030 if (media & (ADVERTISE_100FULL | ADVERTISE_100HALF))
2031 speed = 100;
2032 else
2033 speed = 10;
2034
2035 if (val & BMSR_ESTATEN) {
2036 advertise = bcmenet_sw_mdio_read(priv, external_phy,
2037 port->phy_id, MII_CTRL1000);
2038
2039 lpa = bcmenet_sw_mdio_read(priv, external_phy,
2040 port->phy_id, MII_STAT1000);
2041
2042 if (advertise & (ADVERTISE_1000FULL | ADVERTISE_1000HALF)
2043 && lpa & (LPA_1000FULL | LPA_1000HALF)) {
2044 speed = 1000;
2045 duplex = (lpa & LPA_1000FULL);
2046 }
2047 }
2048
2049 dev_info(&priv->pdev->dev,
2050 "link UP on %s, %dMbps, %s-duplex\n",
2051 port->name, speed, duplex ? "full" : "half");
2052
2053 override = ENETSW_PORTOV_ENABLE_MASK |
2054 ENETSW_PORTOV_LINKUP_MASK;
2055
2056 if (speed == 1000)
2057 override |= ENETSW_IMPOV_1000_MASK;
2058 else if (speed == 100)
2059 override |= ENETSW_IMPOV_100_MASK;
2060 if (duplex)
2061 override |= ENETSW_IMPOV_FDX_MASK;
2062
2063 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2064 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2065 }
2066
2067 priv->swphy_poll.expires = jiffies + HZ;
2068 add_timer(&priv->swphy_poll);
2069}
2070
2071/*
2072 * open callback, allocate dma rings & buffers and start rx operation
2073 */
2074static int bcm_enetsw_open(struct net_device *dev)
2075{
2076 struct bcm_enet_priv *priv;
2077 struct device *kdev;
2078 int i, ret;
2079 unsigned int size;
2080 void *p;
2081 u32 val;
2082
2083 priv = netdev_priv(dev);
2084 kdev = &priv->pdev->dev;
2085
2086 /* mask all interrupts and request them */
2087 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2088 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2089
2090 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma,
2091 0, dev->name, dev);
2092 if (ret)
2093 goto out_freeirq;
2094
2095 if (priv->irq_tx != -1) {
2096 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
2097 0, dev->name, dev);
2098 if (ret)
2099 goto out_freeirq_rx;
2100 }
2101
2102 /* allocate rx dma ring */
2103 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
2104 p = dma_alloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
2105 if (!p) {
2106 dev_err(kdev, "cannot allocate rx ring %u\n", size);
2107 ret = -ENOMEM;
2108 goto out_freeirq_tx;
2109 }
2110
2111 priv->rx_desc_alloc_size = size;
2112 priv->rx_desc_cpu = p;
2113
2114 /* allocate tx dma ring */
2115 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
2116 p = dma_alloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
2117 if (!p) {
2118 dev_err(kdev, "cannot allocate tx ring\n");
2119 ret = -ENOMEM;
2120 goto out_free_rx_ring;
2121 }
2122
2123 priv->tx_desc_alloc_size = size;
2124 priv->tx_desc_cpu = p;
2125
2126 priv->tx_skb = kcalloc(priv->tx_ring_size, sizeof(struct sk_buff *),
2127 GFP_KERNEL);
2128 if (!priv->tx_skb) {
2129 dev_err(kdev, "cannot allocate rx skb queue\n");
2130 ret = -ENOMEM;
2131 goto out_free_tx_ring;
2132 }
2133
2134 priv->tx_desc_count = priv->tx_ring_size;
2135 priv->tx_dirty_desc = 0;
2136 priv->tx_curr_desc = 0;
2137 spin_lock_init(&priv->tx_lock);
2138
2139 /* init & fill rx ring with skbs */
2140 priv->rx_skb = kcalloc(priv->rx_ring_size, sizeof(struct sk_buff *),
2141 GFP_KERNEL);
2142 if (!priv->rx_skb) {
2143 dev_err(kdev, "cannot allocate rx skb queue\n");
2144 ret = -ENOMEM;
2145 goto out_free_tx_skb;
2146 }
2147
2148 priv->rx_desc_count = 0;
2149 priv->rx_dirty_desc = 0;
2150 priv->rx_curr_desc = 0;
2151
2152 /* disable all ports */
2153 for (i = 0; i < priv->num_ports; i++) {
2154 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2155 ENETSW_PORTOV_REG(i));
2156 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2157 ENETSW_PTCTRL_TXDIS_MASK,
2158 ENETSW_PTCTRL_REG(i));
2159
2160 priv->sw_port_link[i] = 0;
2161 }
2162
2163 /* reset mib */
2164 val = enetsw_readb(priv, ENETSW_GMCR_REG);
2165 val |= ENETSW_GMCR_RST_MIB_MASK;
2166 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2167 mdelay(1);
2168 val &= ~ENETSW_GMCR_RST_MIB_MASK;
2169 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2170 mdelay(1);
2171
2172 /* force CPU port state */
2173 val = enetsw_readb(priv, ENETSW_IMPOV_REG);
2174 val |= ENETSW_IMPOV_FORCE_MASK | ENETSW_IMPOV_LINKUP_MASK;
2175 enetsw_writeb(priv, val, ENETSW_IMPOV_REG);
2176
2177 /* enable switch forward engine */
2178 val = enetsw_readb(priv, ENETSW_SWMODE_REG);
2179 val |= ENETSW_SWMODE_FWD_EN_MASK;
2180 enetsw_writeb(priv, val, ENETSW_SWMODE_REG);
2181
2182 /* enable jumbo on all ports */
2183 enetsw_writel(priv, 0x1ff, ENETSW_JMBCTL_PORT_REG);
2184 enetsw_writew(priv, 9728, ENETSW_JMBCTL_MAXSIZE_REG);
2185
2186 /* initialize flow control buffer allocation */
2187 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
2188 ENETDMA_BUFALLOC_REG(priv->rx_chan));
2189
2190 if (bcm_enet_refill_rx(dev)) {
2191 dev_err(kdev, "cannot allocate rx skb queue\n");
2192 ret = -ENOMEM;
2193 goto out;
2194 }
2195
2196 /* write rx & tx ring addresses */
2197 enet_dmas_writel(priv, priv->rx_desc_dma,
2198 ENETDMAS_RSTART_REG, priv->rx_chan);
2199 enet_dmas_writel(priv, priv->tx_desc_dma,
2200 ENETDMAS_RSTART_REG, priv->tx_chan);
2201
2202 /* clear remaining state ram for rx & tx channel */
2203 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
2204 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
2205 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
2206 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
2207 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
2208 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
2209
2210 /* set dma maximum burst len */
2211 enet_dmac_writel(priv, priv->dma_maxburst,
2212 ENETDMAC_MAXBURST, priv->rx_chan);
2213 enet_dmac_writel(priv, priv->dma_maxburst,
2214 ENETDMAC_MAXBURST, priv->tx_chan);
2215
2216 /* set flow control low/high threshold to 1/3 / 2/3 */
2217 val = priv->rx_ring_size / 3;
2218 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
2219 val = (priv->rx_ring_size * 2) / 3;
2220 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
2221
2222 /* all set, enable mac and interrupts, start dma engine and
2223 * kick rx dma channel
2224 */
2225 wmb();
2226 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
2227 enet_dmac_writel(priv, ENETDMAC_CHANCFG_EN_MASK,
2228 ENETDMAC_CHANCFG, priv->rx_chan);
2229
2230 /* watch "packet transferred" interrupt in rx and tx */
2231 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2232 ENETDMAC_IR, priv->rx_chan);
2233 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2234 ENETDMAC_IR, priv->tx_chan);
2235
2236 /* make sure we enable napi before rx interrupt */
2237 napi_enable(&priv->napi);
2238
2239 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2240 ENETDMAC_IRMASK, priv->rx_chan);
2241 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2242 ENETDMAC_IRMASK, priv->tx_chan);
2243
2244 netif_carrier_on(dev);
2245 netif_start_queue(dev);
2246
2247 /* apply override config for bypass_link ports here. */
2248 for (i = 0; i < priv->num_ports; i++) {
2249 struct bcm63xx_enetsw_port *port;
2250 u8 override;
2251 port = &priv->used_ports[i];
2252 if (!port->used)
2253 continue;
2254
2255 if (!port->bypass_link)
2256 continue;
2257
2258 override = ENETSW_PORTOV_ENABLE_MASK |
2259 ENETSW_PORTOV_LINKUP_MASK;
2260
2261 switch (port->force_speed) {
2262 case 1000:
2263 override |= ENETSW_IMPOV_1000_MASK;
2264 break;
2265 case 100:
2266 override |= ENETSW_IMPOV_100_MASK;
2267 break;
2268 case 10:
2269 break;
2270 default:
2271 pr_warn("invalid forced speed on port %s: assume 10\n",
2272 port->name);
2273 break;
2274 }
2275
2276 if (port->force_duplex_full)
2277 override |= ENETSW_IMPOV_FDX_MASK;
2278
2279
2280 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2281 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2282 }
2283
2284 /* start phy polling timer */
2285 timer_setup(&priv->swphy_poll, swphy_poll_timer, 0);
2286 mod_timer(&priv->swphy_poll, jiffies);
2287 return 0;
2288
2289out:
2290 for (i = 0; i < priv->rx_ring_size; i++) {
2291 struct bcm_enet_desc *desc;
2292
2293 if (!priv->rx_skb[i])
2294 continue;
2295
2296 desc = &priv->rx_desc_cpu[i];
2297 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
2298 DMA_FROM_DEVICE);
2299 kfree_skb(priv->rx_skb[i]);
2300 }
2301 kfree(priv->rx_skb);
2302
2303out_free_tx_skb:
2304 kfree(priv->tx_skb);
2305
2306out_free_tx_ring:
2307 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2308 priv->tx_desc_cpu, priv->tx_desc_dma);
2309
2310out_free_rx_ring:
2311 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2312 priv->rx_desc_cpu, priv->rx_desc_dma);
2313
2314out_freeirq_tx:
2315 if (priv->irq_tx != -1)
2316 free_irq(priv->irq_tx, dev);
2317
2318out_freeirq_rx:
2319 free_irq(priv->irq_rx, dev);
2320
2321out_freeirq:
2322 return ret;
2323}
2324
2325/* stop callback */
2326static int bcm_enetsw_stop(struct net_device *dev)
2327{
2328 struct bcm_enet_priv *priv;
2329 struct device *kdev;
2330 int i;
2331
2332 priv = netdev_priv(dev);
2333 kdev = &priv->pdev->dev;
2334
2335 del_timer_sync(&priv->swphy_poll);
2336 netif_stop_queue(dev);
2337 napi_disable(&priv->napi);
2338 del_timer_sync(&priv->rx_timeout);
2339
2340 /* mask all interrupts */
2341 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2342 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2343
2344 /* disable dma & mac */
2345 bcm_enet_disable_dma(priv, priv->tx_chan);
2346 bcm_enet_disable_dma(priv, priv->rx_chan);
2347
2348 /* force reclaim of all tx buffers */
2349 bcm_enet_tx_reclaim(dev, 1);
2350
2351 /* free the rx skb ring */
2352 for (i = 0; i < priv->rx_ring_size; i++) {
2353 struct bcm_enet_desc *desc;
2354
2355 if (!priv->rx_skb[i])
2356 continue;
2357
2358 desc = &priv->rx_desc_cpu[i];
2359 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
2360 DMA_FROM_DEVICE);
2361 kfree_skb(priv->rx_skb[i]);
2362 }
2363
2364 /* free remaining allocated memory */
2365 kfree(priv->rx_skb);
2366 kfree(priv->tx_skb);
2367 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2368 priv->rx_desc_cpu, priv->rx_desc_dma);
2369 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2370 priv->tx_desc_cpu, priv->tx_desc_dma);
2371 if (priv->irq_tx != -1)
2372 free_irq(priv->irq_tx, dev);
2373 free_irq(priv->irq_rx, dev);
2374
2375 return 0;
2376}
2377
2378/* try to sort out phy external status by walking the used_port field
2379 * in the bcm_enet_priv structure. in case the phy address is not
2380 * assigned to any physical port on the switch, assume it is external
2381 * (and yell at the user).
2382 */
2383static int bcm_enetsw_phy_is_external(struct bcm_enet_priv *priv, int phy_id)
2384{
2385 int i;
2386
2387 for (i = 0; i < priv->num_ports; ++i) {
2388 if (!priv->used_ports[i].used)
2389 continue;
2390 if (priv->used_ports[i].phy_id == phy_id)
2391 return bcm_enet_port_is_rgmii(i);
2392 }
2393
2394 printk_once(KERN_WARNING "bcm63xx_enet: could not find a used port with phy_id %i, assuming phy is external\n",
2395 phy_id);
2396 return 1;
2397}
2398
2399/* can't use bcmenet_sw_mdio_read directly as we need to sort out
2400 * external/internal status of the given phy_id first.
2401 */
2402static int bcm_enetsw_mii_mdio_read(struct net_device *dev, int phy_id,
2403 int location)
2404{
2405 struct bcm_enet_priv *priv;
2406
2407 priv = netdev_priv(dev);
2408 return bcmenet_sw_mdio_read(priv,
2409 bcm_enetsw_phy_is_external(priv, phy_id),
2410 phy_id, location);
2411}
2412
2413/* can't use bcmenet_sw_mdio_write directly as we need to sort out
2414 * external/internal status of the given phy_id first.
2415 */
2416static void bcm_enetsw_mii_mdio_write(struct net_device *dev, int phy_id,
2417 int location,
2418 int val)
2419{
2420 struct bcm_enet_priv *priv;
2421
2422 priv = netdev_priv(dev);
2423 bcmenet_sw_mdio_write(priv, bcm_enetsw_phy_is_external(priv, phy_id),
2424 phy_id, location, val);
2425}
2426
2427static int bcm_enetsw_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2428{
2429 struct mii_if_info mii;
2430
2431 mii.dev = dev;
2432 mii.mdio_read = bcm_enetsw_mii_mdio_read;
2433 mii.mdio_write = bcm_enetsw_mii_mdio_write;
2434 mii.phy_id = 0;
2435 mii.phy_id_mask = 0x3f;
2436 mii.reg_num_mask = 0x1f;
2437 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
2438
2439}
2440
2441static const struct net_device_ops bcm_enetsw_ops = {
2442 .ndo_open = bcm_enetsw_open,
2443 .ndo_stop = bcm_enetsw_stop,
2444 .ndo_start_xmit = bcm_enet_start_xmit,
2445 .ndo_change_mtu = bcm_enet_change_mtu,
2446 .ndo_do_ioctl = bcm_enetsw_ioctl,
2447};
2448
2449
2450static const struct bcm_enet_stats bcm_enetsw_gstrings_stats[] = {
2451 { "rx_packets", DEV_STAT(rx_packets), -1 },
2452 { "tx_packets", DEV_STAT(tx_packets), -1 },
2453 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
2454 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
2455 { "rx_errors", DEV_STAT(rx_errors), -1 },
2456 { "tx_errors", DEV_STAT(tx_errors), -1 },
2457 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
2458 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
2459
2460 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETHSW_MIB_RX_GD_OCT },
2461 { "tx_unicast", GEN_STAT(mib.tx_unicast), ETHSW_MIB_RX_BRDCAST },
2462 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETHSW_MIB_RX_BRDCAST },
2463 { "tx_multicast", GEN_STAT(mib.tx_mult), ETHSW_MIB_RX_MULT },
2464 { "tx_64_octets", GEN_STAT(mib.tx_64), ETHSW_MIB_RX_64 },
2465 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETHSW_MIB_RX_65_127 },
2466 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETHSW_MIB_RX_128_255 },
2467 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETHSW_MIB_RX_256_511 },
2468 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETHSW_MIB_RX_512_1023},
2469 { "tx_1024_1522_oct", GEN_STAT(mib.tx_1024_max),
2470 ETHSW_MIB_RX_1024_1522 },
2471 { "tx_1523_2047_oct", GEN_STAT(mib.tx_1523_2047),
2472 ETHSW_MIB_RX_1523_2047 },
2473 { "tx_2048_4095_oct", GEN_STAT(mib.tx_2048_4095),
2474 ETHSW_MIB_RX_2048_4095 },
2475 { "tx_4096_8191_oct", GEN_STAT(mib.tx_4096_8191),
2476 ETHSW_MIB_RX_4096_8191 },
2477 { "tx_8192_9728_oct", GEN_STAT(mib.tx_8192_9728),
2478 ETHSW_MIB_RX_8192_9728 },
2479 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR },
2480 { "tx_oversize_drop", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR_DISC },
2481 { "tx_dropped", GEN_STAT(mib.tx_drop), ETHSW_MIB_RX_DROP },
2482 { "tx_undersize", GEN_STAT(mib.tx_underrun), ETHSW_MIB_RX_UND },
2483 { "tx_pause", GEN_STAT(mib.tx_pause), ETHSW_MIB_RX_PAUSE },
2484
2485 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETHSW_MIB_TX_ALL_OCT },
2486 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETHSW_MIB_TX_BRDCAST },
2487 { "rx_multicast", GEN_STAT(mib.rx_mult), ETHSW_MIB_TX_MULT },
2488 { "rx_unicast", GEN_STAT(mib.rx_unicast), ETHSW_MIB_TX_MULT },
2489 { "rx_pause", GEN_STAT(mib.rx_pause), ETHSW_MIB_TX_PAUSE },
2490 { "rx_dropped", GEN_STAT(mib.rx_drop), ETHSW_MIB_TX_DROP_PKTS },
2491
2492};
2493
2494#define BCM_ENETSW_STATS_LEN \
2495 (sizeof(bcm_enetsw_gstrings_stats) / sizeof(struct bcm_enet_stats))
2496
2497static void bcm_enetsw_get_strings(struct net_device *netdev,
2498 u32 stringset, u8 *data)
2499{
2500 int i;
2501
2502 switch (stringset) {
2503 case ETH_SS_STATS:
2504 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2505 memcpy(data + i * ETH_GSTRING_LEN,
2506 bcm_enetsw_gstrings_stats[i].stat_string,
2507 ETH_GSTRING_LEN);
2508 }
2509 break;
2510 }
2511}
2512
2513static int bcm_enetsw_get_sset_count(struct net_device *netdev,
2514 int string_set)
2515{
2516 switch (string_set) {
2517 case ETH_SS_STATS:
2518 return BCM_ENETSW_STATS_LEN;
2519 default:
2520 return -EINVAL;
2521 }
2522}
2523
2524static void bcm_enetsw_get_drvinfo(struct net_device *netdev,
2525 struct ethtool_drvinfo *drvinfo)
2526{
2527 strncpy(drvinfo->driver, bcm_enet_driver_name, sizeof(drvinfo->driver));
2528 strncpy(drvinfo->bus_info, "bcm63xx", sizeof(drvinfo->bus_info));
2529}
2530
2531static void bcm_enetsw_get_ethtool_stats(struct net_device *netdev,
2532 struct ethtool_stats *stats,
2533 u64 *data)
2534{
2535 struct bcm_enet_priv *priv;
2536 int i;
2537
2538 priv = netdev_priv(netdev);
2539
2540 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2541 const struct bcm_enet_stats *s;
2542 u32 lo, hi;
2543 char *p;
2544 int reg;
2545
2546 s = &bcm_enetsw_gstrings_stats[i];
2547
2548 reg = s->mib_reg;
2549 if (reg == -1)
2550 continue;
2551
2552 lo = enetsw_readl(priv, ENETSW_MIB_REG(reg));
2553 p = (char *)priv + s->stat_offset;
2554
2555 if (s->sizeof_stat == sizeof(u64)) {
2556 hi = enetsw_readl(priv, ENETSW_MIB_REG(reg + 1));
2557 *(u64 *)p = ((u64)hi << 32 | lo);
2558 } else {
2559 *(u32 *)p = lo;
2560 }
2561 }
2562
2563 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2564 const struct bcm_enet_stats *s;
2565 char *p;
2566
2567 s = &bcm_enetsw_gstrings_stats[i];
2568
2569 if (s->mib_reg == -1)
2570 p = (char *)&netdev->stats + s->stat_offset;
2571 else
2572 p = (char *)priv + s->stat_offset;
2573
2574 data[i] = (s->sizeof_stat == sizeof(u64)) ?
2575 *(u64 *)p : *(u32 *)p;
2576 }
2577}
2578
2579static void bcm_enetsw_get_ringparam(struct net_device *dev,
2580 struct ethtool_ringparam *ering)
2581{
2582 struct bcm_enet_priv *priv;
2583
2584 priv = netdev_priv(dev);
2585
2586 /* rx/tx ring is actually only limited by memory */
2587 ering->rx_max_pending = 8192;
2588 ering->tx_max_pending = 8192;
2589 ering->rx_mini_max_pending = 0;
2590 ering->rx_jumbo_max_pending = 0;
2591 ering->rx_pending = priv->rx_ring_size;
2592 ering->tx_pending = priv->tx_ring_size;
2593}
2594
2595static int bcm_enetsw_set_ringparam(struct net_device *dev,
2596 struct ethtool_ringparam *ering)
2597{
2598 struct bcm_enet_priv *priv;
2599 int was_running;
2600
2601 priv = netdev_priv(dev);
2602
2603 was_running = 0;
2604 if (netif_running(dev)) {
2605 bcm_enetsw_stop(dev);
2606 was_running = 1;
2607 }
2608
2609 priv->rx_ring_size = ering->rx_pending;
2610 priv->tx_ring_size = ering->tx_pending;
2611
2612 if (was_running) {
2613 int err;
2614
2615 err = bcm_enetsw_open(dev);
2616 if (err)
2617 dev_close(dev);
2618 }
2619 return 0;
2620}
2621
2622static const struct ethtool_ops bcm_enetsw_ethtool_ops = {
2623 .get_strings = bcm_enetsw_get_strings,
2624 .get_sset_count = bcm_enetsw_get_sset_count,
2625 .get_ethtool_stats = bcm_enetsw_get_ethtool_stats,
2626 .get_drvinfo = bcm_enetsw_get_drvinfo,
2627 .get_ringparam = bcm_enetsw_get_ringparam,
2628 .set_ringparam = bcm_enetsw_set_ringparam,
2629};
2630
2631/* allocate netdevice, request register memory and register device. */
2632static int bcm_enetsw_probe(struct platform_device *pdev)
2633{
2634 struct bcm_enet_priv *priv;
2635 struct net_device *dev;
2636 struct bcm63xx_enetsw_platform_data *pd;
2637 struct resource *res_mem;
2638 int ret, irq_rx, irq_tx;
2639
2640 if (!bcm_enet_shared_base[0])
2641 return -EPROBE_DEFER;
2642
2643 res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2644 irq_rx = platform_get_irq(pdev, 0);
2645 irq_tx = platform_get_irq(pdev, 1);
2646 if (!res_mem || irq_rx < 0)
2647 return -ENODEV;
2648
2649 ret = 0;
2650 dev = alloc_etherdev(sizeof(*priv));
2651 if (!dev)
2652 return -ENOMEM;
2653 priv = netdev_priv(dev);
2654
2655 /* initialize default and fetch platform data */
2656 priv->enet_is_sw = true;
2657 priv->irq_rx = irq_rx;
2658 priv->irq_tx = irq_tx;
2659 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
2660 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
2661 priv->dma_maxburst = BCMENETSW_DMA_MAXBURST;
2662
2663 pd = dev_get_platdata(&pdev->dev);
2664 if (pd) {
2665 memcpy(dev->dev_addr, pd->mac_addr, ETH_ALEN);
2666 memcpy(priv->used_ports, pd->used_ports,
2667 sizeof(pd->used_ports));
2668 priv->num_ports = pd->num_ports;
2669 priv->dma_has_sram = pd->dma_has_sram;
2670 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
2671 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
2672 priv->dma_chan_width = pd->dma_chan_width;
2673 }
2674
2675 ret = bcm_enet_change_mtu(dev, dev->mtu);
2676 if (ret)
2677 goto out;
2678
2679 priv->base = devm_ioremap_resource(&pdev->dev, res_mem);
2680 if (IS_ERR(priv->base)) {
2681 ret = PTR_ERR(priv->base);
2682 goto out;
2683 }
2684
2685 priv->mac_clk = devm_clk_get(&pdev->dev, "enetsw");
2686 if (IS_ERR(priv->mac_clk)) {
2687 ret = PTR_ERR(priv->mac_clk);
2688 goto out;
2689 }
2690 ret = clk_prepare_enable(priv->mac_clk);
2691 if (ret)
2692 goto out;
2693
2694 priv->rx_chan = 0;
2695 priv->tx_chan = 1;
2696 spin_lock_init(&priv->rx_lock);
2697
2698 /* init rx timeout (used for oom) */
2699 timer_setup(&priv->rx_timeout, bcm_enet_refill_rx_timer, 0);
2700
2701 /* register netdevice */
2702 dev->netdev_ops = &bcm_enetsw_ops;
2703 netif_napi_add(dev, &priv->napi, bcm_enet_poll, 16);
2704 dev->ethtool_ops = &bcm_enetsw_ethtool_ops;
2705 SET_NETDEV_DEV(dev, &pdev->dev);
2706
2707 spin_lock_init(&priv->enetsw_mdio_lock);
2708
2709 ret = register_netdev(dev);
2710 if (ret)
2711 goto out_disable_clk;
2712
2713 netif_carrier_off(dev);
2714 platform_set_drvdata(pdev, dev);
2715 priv->pdev = pdev;
2716 priv->net_dev = dev;
2717
2718 return 0;
2719
2720out_disable_clk:
2721 clk_disable_unprepare(priv->mac_clk);
2722out:
2723 free_netdev(dev);
2724 return ret;
2725}
2726
2727
2728/* exit func, stops hardware and unregisters netdevice */
2729static int bcm_enetsw_remove(struct platform_device *pdev)
2730{
2731 struct bcm_enet_priv *priv;
2732 struct net_device *dev;
2733
2734 /* stop netdevice */
2735 dev = platform_get_drvdata(pdev);
2736 priv = netdev_priv(dev);
2737 unregister_netdev(dev);
2738
2739 clk_disable_unprepare(priv->mac_clk);
2740
2741 free_netdev(dev);
2742 return 0;
2743}
2744
2745struct platform_driver bcm63xx_enetsw_driver = {
2746 .probe = bcm_enetsw_probe,
2747 .remove = bcm_enetsw_remove,
2748 .driver = {
2749 .name = "bcm63xx_enetsw",
2750 .owner = THIS_MODULE,
2751 },
2752};
2753
2754/* reserve & remap memory space shared between all macs */
2755static int bcm_enet_shared_probe(struct platform_device *pdev)
2756{
2757 void __iomem *p[3];
2758 unsigned int i;
2759
2760 memset(bcm_enet_shared_base, 0, sizeof(bcm_enet_shared_base));
2761
2762 for (i = 0; i < 3; i++) {
2763 p[i] = devm_platform_ioremap_resource(pdev, i);
2764 if (IS_ERR(p[i]))
2765 return PTR_ERR(p[i]);
2766 }
2767
2768 memcpy(bcm_enet_shared_base, p, sizeof(bcm_enet_shared_base));
2769
2770 return 0;
2771}
2772
2773static int bcm_enet_shared_remove(struct platform_device *pdev)
2774{
2775 return 0;
2776}
2777
2778/* this "shared" driver is needed because both macs share a single
2779 * address space
2780 */
2781struct platform_driver bcm63xx_enet_shared_driver = {
2782 .probe = bcm_enet_shared_probe,
2783 .remove = bcm_enet_shared_remove,
2784 .driver = {
2785 .name = "bcm63xx_enet_shared",
2786 .owner = THIS_MODULE,
2787 },
2788};
2789
2790static struct platform_driver * const drivers[] = {
2791 &bcm63xx_enet_shared_driver,
2792 &bcm63xx_enet_driver,
2793 &bcm63xx_enetsw_driver,
2794};
2795
2796/* entry point */
2797static int __init bcm_enet_init(void)
2798{
2799 return platform_register_drivers(drivers, ARRAY_SIZE(drivers));
2800}
2801
2802static void __exit bcm_enet_exit(void)
2803{
2804 platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
2805}
2806
2807
2808module_init(bcm_enet_init);
2809module_exit(bcm_enet_exit);
2810
2811MODULE_DESCRIPTION("BCM63xx internal ethernet mac driver");
2812MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
2813MODULE_LICENSE("GPL");