Loading...
1#ifndef __KVM_X86_LAPIC_H
2#define __KVM_X86_LAPIC_H
3
4#include "iodev.h"
5
6#include <linux/kvm_host.h>
7
8#define KVM_APIC_INIT 0
9#define KVM_APIC_SIPI 1
10
11struct kvm_timer {
12 struct hrtimer timer;
13 s64 period; /* unit: ns */
14 u32 timer_mode_mask;
15 u64 tscdeadline;
16 atomic_t pending; /* accumulated triggered timers */
17};
18
19struct kvm_lapic {
20 unsigned long base_address;
21 struct kvm_io_device dev;
22 struct kvm_timer lapic_timer;
23 u32 divide_count;
24 struct kvm_vcpu *vcpu;
25 bool irr_pending;
26 /* Number of bits set in ISR. */
27 s16 isr_count;
28 /* The highest vector set in ISR; if -1 - invalid, must scan ISR. */
29 int highest_isr_cache;
30 /**
31 * APIC register page. The layout matches the register layout seen by
32 * the guest 1:1, because it is accessed by the vmx microcode.
33 * Note: Only one register, the TPR, is used by the microcode.
34 */
35 void *regs;
36 gpa_t vapic_addr;
37 struct gfn_to_hva_cache vapic_cache;
38 unsigned long pending_events;
39 unsigned int sipi_vector;
40};
41int kvm_create_lapic(struct kvm_vcpu *vcpu);
42void kvm_free_lapic(struct kvm_vcpu *vcpu);
43
44int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu);
45int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu);
46int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu);
47void kvm_apic_accept_events(struct kvm_vcpu *vcpu);
48void kvm_lapic_reset(struct kvm_vcpu *vcpu);
49u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu);
50void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8);
51void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu);
52void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value);
53u64 kvm_lapic_get_base(struct kvm_vcpu *vcpu);
54void kvm_apic_set_version(struct kvm_vcpu *vcpu);
55
56void kvm_apic_update_tmr(struct kvm_vcpu *vcpu, u32 *tmr);
57void kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir);
58int kvm_apic_match_physical_addr(struct kvm_lapic *apic, u16 dest);
59int kvm_apic_match_logical_addr(struct kvm_lapic *apic, u8 mda);
60int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
61 unsigned long *dest_map);
62int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type);
63
64bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
65 struct kvm_lapic_irq *irq, int *r, unsigned long *dest_map);
66
67u64 kvm_get_apic_base(struct kvm_vcpu *vcpu);
68int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info);
69void kvm_apic_post_state_restore(struct kvm_vcpu *vcpu,
70 struct kvm_lapic_state *s);
71int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu);
72
73u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu);
74void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data);
75
76void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset);
77void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector);
78
79int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr);
80void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu);
81void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu);
82
83int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
84int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
85
86int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
87int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
88
89static inline bool kvm_hv_vapic_assist_page_enabled(struct kvm_vcpu *vcpu)
90{
91 return vcpu->arch.hv_vapic & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE;
92}
93
94int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data);
95void kvm_lapic_init(void);
96
97static inline u32 kvm_apic_get_reg(struct kvm_lapic *apic, int reg_off)
98{
99 return *((u32 *) (apic->regs + reg_off));
100}
101
102extern struct static_key kvm_no_apic_vcpu;
103
104static inline bool kvm_vcpu_has_lapic(struct kvm_vcpu *vcpu)
105{
106 if (static_key_false(&kvm_no_apic_vcpu))
107 return vcpu->arch.apic;
108 return true;
109}
110
111extern struct static_key_deferred apic_hw_disabled;
112
113static inline int kvm_apic_hw_enabled(struct kvm_lapic *apic)
114{
115 if (static_key_false(&apic_hw_disabled.key))
116 return apic->vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE;
117 return MSR_IA32_APICBASE_ENABLE;
118}
119
120extern struct static_key_deferred apic_sw_disabled;
121
122static inline int kvm_apic_sw_enabled(struct kvm_lapic *apic)
123{
124 if (static_key_false(&apic_sw_disabled.key))
125 return kvm_apic_get_reg(apic, APIC_SPIV) & APIC_SPIV_APIC_ENABLED;
126 return APIC_SPIV_APIC_ENABLED;
127}
128
129static inline bool kvm_apic_present(struct kvm_vcpu *vcpu)
130{
131 return kvm_vcpu_has_lapic(vcpu) && kvm_apic_hw_enabled(vcpu->arch.apic);
132}
133
134static inline int kvm_lapic_enabled(struct kvm_vcpu *vcpu)
135{
136 return kvm_apic_present(vcpu) && kvm_apic_sw_enabled(vcpu->arch.apic);
137}
138
139static inline int apic_x2apic_mode(struct kvm_lapic *apic)
140{
141 return apic->vcpu->arch.apic_base & X2APIC_ENABLE;
142}
143
144static inline bool kvm_apic_vid_enabled(struct kvm *kvm)
145{
146 return kvm_x86_ops->vm_has_apicv(kvm);
147}
148
149static inline u16 apic_cluster_id(struct kvm_apic_map *map, u32 ldr)
150{
151 u16 cid;
152 ldr >>= 32 - map->ldr_bits;
153 cid = (ldr >> map->cid_shift) & map->cid_mask;
154
155 BUG_ON(cid >= ARRAY_SIZE(map->logical_map));
156
157 return cid;
158}
159
160static inline u16 apic_logical_id(struct kvm_apic_map *map, u32 ldr)
161{
162 ldr >>= (32 - map->ldr_bits);
163 return ldr & map->lid_mask;
164}
165
166static inline bool kvm_apic_has_events(struct kvm_vcpu *vcpu)
167{
168 return vcpu->arch.apic->pending_events;
169}
170
171bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector);
172
173#endif
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef __KVM_X86_LAPIC_H
3#define __KVM_X86_LAPIC_H
4
5#include <kvm/iodev.h>
6
7#include <linux/kvm_host.h>
8
9#define KVM_APIC_INIT 0
10#define KVM_APIC_SIPI 1
11#define KVM_APIC_LVT_NUM 6
12
13#define APIC_SHORT_MASK 0xc0000
14#define APIC_DEST_NOSHORT 0x0
15#define APIC_DEST_MASK 0x800
16
17#define APIC_BUS_CYCLE_NS 1
18#define APIC_BUS_FREQUENCY (1000000000ULL / APIC_BUS_CYCLE_NS)
19
20#define APIC_BROADCAST 0xFF
21#define X2APIC_BROADCAST 0xFFFFFFFFul
22
23enum lapic_mode {
24 LAPIC_MODE_DISABLED = 0,
25 LAPIC_MODE_INVALID = X2APIC_ENABLE,
26 LAPIC_MODE_XAPIC = MSR_IA32_APICBASE_ENABLE,
27 LAPIC_MODE_X2APIC = MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE,
28};
29
30struct kvm_timer {
31 struct hrtimer timer;
32 s64 period; /* unit: ns */
33 ktime_t target_expiration;
34 u32 timer_mode;
35 u32 timer_mode_mask;
36 u64 tscdeadline;
37 u64 expired_tscdeadline;
38 u32 timer_advance_ns;
39 s64 advance_expire_delta;
40 atomic_t pending; /* accumulated triggered timers */
41 bool hv_timer_in_use;
42};
43
44struct kvm_lapic {
45 unsigned long base_address;
46 struct kvm_io_device dev;
47 struct kvm_timer lapic_timer;
48 u32 divide_count;
49 struct kvm_vcpu *vcpu;
50 bool sw_enabled;
51 bool irr_pending;
52 bool lvt0_in_nmi_mode;
53 /* Number of bits set in ISR. */
54 s16 isr_count;
55 /* The highest vector set in ISR; if -1 - invalid, must scan ISR. */
56 int highest_isr_cache;
57 /**
58 * APIC register page. The layout matches the register layout seen by
59 * the guest 1:1, because it is accessed by the vmx microcode.
60 * Note: Only one register, the TPR, is used by the microcode.
61 */
62 void *regs;
63 gpa_t vapic_addr;
64 struct gfn_to_hva_cache vapic_cache;
65 unsigned long pending_events;
66 unsigned int sipi_vector;
67};
68
69struct dest_map;
70
71int kvm_create_lapic(struct kvm_vcpu *vcpu, int timer_advance_ns);
72void kvm_free_lapic(struct kvm_vcpu *vcpu);
73
74int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu);
75int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu);
76int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu);
77void kvm_apic_accept_events(struct kvm_vcpu *vcpu);
78void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event);
79u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu);
80void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8);
81void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu);
82void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value);
83u64 kvm_lapic_get_base(struct kvm_vcpu *vcpu);
84void kvm_recalculate_apic_map(struct kvm *kvm);
85void kvm_apic_set_version(struct kvm_vcpu *vcpu);
86int kvm_lapic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val);
87int kvm_lapic_reg_read(struct kvm_lapic *apic, u32 offset, int len,
88 void *data);
89bool kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source,
90 int shorthand, unsigned int dest, int dest_mode);
91int kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2);
92bool __kvm_apic_update_irr(u32 *pir, void *regs, int *max_irr);
93bool kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir, int *max_irr);
94void kvm_apic_update_ppr(struct kvm_vcpu *vcpu);
95int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
96 struct dest_map *dest_map);
97int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type);
98void kvm_apic_update_apicv(struct kvm_vcpu *vcpu);
99
100bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
101 struct kvm_lapic_irq *irq, int *r, struct dest_map *dest_map);
102void kvm_apic_send_ipi(struct kvm_lapic *apic, u32 icr_low, u32 icr_high);
103
104u64 kvm_get_apic_base(struct kvm_vcpu *vcpu);
105int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info);
106int kvm_apic_get_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s);
107int kvm_apic_set_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s);
108enum lapic_mode kvm_get_apic_mode(struct kvm_vcpu *vcpu);
109int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu);
110
111u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu);
112void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data);
113
114void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset);
115void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector);
116
117int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr);
118void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu);
119void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu);
120
121int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
122int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
123
124int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
125int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
126
127static inline bool kvm_hv_vapic_assist_page_enabled(struct kvm_vcpu *vcpu)
128{
129 return vcpu->arch.hyperv.hv_vapic & HV_X64_MSR_VP_ASSIST_PAGE_ENABLE;
130}
131
132int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data, unsigned long len);
133void kvm_lapic_init(void);
134void kvm_lapic_exit(void);
135
136#define VEC_POS(v) ((v) & (32 - 1))
137#define REG_POS(v) (((v) >> 5) << 4)
138
139static inline void kvm_lapic_clear_vector(int vec, void *bitmap)
140{
141 clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
142}
143
144static inline void kvm_lapic_set_vector(int vec, void *bitmap)
145{
146 set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
147}
148
149static inline void kvm_lapic_set_irr(int vec, struct kvm_lapic *apic)
150{
151 kvm_lapic_set_vector(vec, apic->regs + APIC_IRR);
152 /*
153 * irr_pending must be true if any interrupt is pending; set it after
154 * APIC_IRR to avoid race with apic_clear_irr
155 */
156 apic->irr_pending = true;
157}
158
159static inline u32 kvm_lapic_get_reg(struct kvm_lapic *apic, int reg_off)
160{
161 return *((u32 *) (apic->regs + reg_off));
162}
163
164static inline void __kvm_lapic_set_reg(char *regs, int reg_off, u32 val)
165{
166 *((u32 *) (regs + reg_off)) = val;
167}
168
169static inline void kvm_lapic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val)
170{
171 __kvm_lapic_set_reg(apic->regs, reg_off, val);
172}
173
174extern struct static_key kvm_no_apic_vcpu;
175
176static inline bool lapic_in_kernel(struct kvm_vcpu *vcpu)
177{
178 if (static_key_false(&kvm_no_apic_vcpu))
179 return vcpu->arch.apic;
180 return true;
181}
182
183extern struct static_key_deferred apic_hw_disabled;
184
185static inline int kvm_apic_hw_enabled(struct kvm_lapic *apic)
186{
187 if (static_key_false(&apic_hw_disabled.key))
188 return apic->vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE;
189 return MSR_IA32_APICBASE_ENABLE;
190}
191
192extern struct static_key_deferred apic_sw_disabled;
193
194static inline bool kvm_apic_sw_enabled(struct kvm_lapic *apic)
195{
196 if (static_key_false(&apic_sw_disabled.key))
197 return apic->sw_enabled;
198 return true;
199}
200
201static inline bool kvm_apic_present(struct kvm_vcpu *vcpu)
202{
203 return lapic_in_kernel(vcpu) && kvm_apic_hw_enabled(vcpu->arch.apic);
204}
205
206static inline int kvm_lapic_enabled(struct kvm_vcpu *vcpu)
207{
208 return kvm_apic_present(vcpu) && kvm_apic_sw_enabled(vcpu->arch.apic);
209}
210
211static inline int apic_x2apic_mode(struct kvm_lapic *apic)
212{
213 return apic->vcpu->arch.apic_base & X2APIC_ENABLE;
214}
215
216static inline bool kvm_vcpu_apicv_active(struct kvm_vcpu *vcpu)
217{
218 return vcpu->arch.apic && vcpu->arch.apicv_active;
219}
220
221static inline bool kvm_apic_has_events(struct kvm_vcpu *vcpu)
222{
223 return lapic_in_kernel(vcpu) && vcpu->arch.apic->pending_events;
224}
225
226static inline bool kvm_lowest_prio_delivery(struct kvm_lapic_irq *irq)
227{
228 return (irq->delivery_mode == APIC_DM_LOWEST ||
229 irq->msi_redir_hint);
230}
231
232static inline int kvm_lapic_latched_init(struct kvm_vcpu *vcpu)
233{
234 return lapic_in_kernel(vcpu) && test_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
235}
236
237bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector);
238
239void kvm_wait_lapic_expire(struct kvm_vcpu *vcpu);
240
241void kvm_bitmap_or_dest_vcpus(struct kvm *kvm, struct kvm_lapic_irq *irq,
242 unsigned long *vcpu_bitmap);
243
244bool kvm_intr_is_single_vcpu_fast(struct kvm *kvm, struct kvm_lapic_irq *irq,
245 struct kvm_vcpu **dest_vcpu);
246int kvm_vector_to_index(u32 vector, u32 dest_vcpus,
247 const unsigned long *bitmap, u32 bitmap_size);
248void kvm_lapic_switch_to_sw_timer(struct kvm_vcpu *vcpu);
249void kvm_lapic_switch_to_hv_timer(struct kvm_vcpu *vcpu);
250void kvm_lapic_expired_hv_timer(struct kvm_vcpu *vcpu);
251bool kvm_lapic_hv_timer_in_use(struct kvm_vcpu *vcpu);
252void kvm_lapic_restart_hv_timer(struct kvm_vcpu *vcpu);
253bool kvm_can_use_hv_timer(struct kvm_vcpu *vcpu);
254
255static inline enum lapic_mode kvm_apic_mode(u64 apic_base)
256{
257 return apic_base & (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
258}
259
260static inline u8 kvm_xapic_id(struct kvm_lapic *apic)
261{
262 return kvm_lapic_get_reg(apic, APIC_ID) >> 24;
263}
264
265#endif