Loading...
1/*
2 * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.
3 * http://www.samsung.com
4 *
5 * EXYNOS - Power Management support
6 *
7 * Based on arch/arm/mach-s3c2410/pm.c
8 * Copyright (c) 2006 Simtec Electronics
9 * Ben Dooks <ben@simtec.co.uk>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14*/
15
16#include <linux/init.h>
17#include <linux/suspend.h>
18#include <linux/syscore_ops.h>
19#include <linux/io.h>
20#include <linux/irqchip/arm-gic.h>
21#include <linux/err.h>
22#include <linux/clk.h>
23
24#include <asm/cacheflush.h>
25#include <asm/hardware/cache-l2x0.h>
26#include <asm/smp_scu.h>
27#include <asm/suspend.h>
28
29#include <plat/cpu.h>
30#include <plat/pm-common.h>
31#include <plat/pll.h>
32#include <plat/regs-srom.h>
33
34#include <mach/map.h>
35
36#include "common.h"
37#include "regs-pmu.h"
38
39/**
40 * struct exynos_wkup_irq - Exynos GIC to PMU IRQ mapping
41 * @hwirq: Hardware IRQ signal of the GIC
42 * @mask: Mask in PMU wake-up mask register
43 */
44struct exynos_wkup_irq {
45 unsigned int hwirq;
46 u32 mask;
47};
48
49static struct sleep_save exynos5_sys_save[] = {
50 SAVE_ITEM(EXYNOS5_SYS_I2C_CFG),
51};
52
53static struct sleep_save exynos_core_save[] = {
54 /* SROM side */
55 SAVE_ITEM(S5P_SROM_BW),
56 SAVE_ITEM(S5P_SROM_BC0),
57 SAVE_ITEM(S5P_SROM_BC1),
58 SAVE_ITEM(S5P_SROM_BC2),
59 SAVE_ITEM(S5P_SROM_BC3),
60};
61
62/*
63 * GIC wake-up support
64 */
65
66static u32 exynos_irqwake_intmask = 0xffffffff;
67
68static const struct exynos_wkup_irq exynos4_wkup_irq[] = {
69 { 76, BIT(1) }, /* RTC alarm */
70 { 77, BIT(2) }, /* RTC tick */
71 { /* sentinel */ },
72};
73
74static const struct exynos_wkup_irq exynos5250_wkup_irq[] = {
75 { 75, BIT(1) }, /* RTC alarm */
76 { 76, BIT(2) }, /* RTC tick */
77 { /* sentinel */ },
78};
79
80static int exynos_irq_set_wake(struct irq_data *data, unsigned int state)
81{
82 const struct exynos_wkup_irq *wkup_irq;
83
84 if (soc_is_exynos5250())
85 wkup_irq = exynos5250_wkup_irq;
86 else
87 wkup_irq = exynos4_wkup_irq;
88
89 while (wkup_irq->mask) {
90 if (wkup_irq->hwirq == data->hwirq) {
91 if (!state)
92 exynos_irqwake_intmask |= wkup_irq->mask;
93 else
94 exynos_irqwake_intmask &= ~wkup_irq->mask;
95 return 0;
96 }
97 ++wkup_irq;
98 }
99
100 return -ENOENT;
101}
102
103/* For Cortex-A9 Diagnostic and Power control register */
104static unsigned int save_arm_register[2];
105
106static int exynos_cpu_suspend(unsigned long arg)
107{
108#ifdef CONFIG_CACHE_L2X0
109 outer_flush_all();
110#endif
111
112 if (soc_is_exynos5250())
113 flush_cache_all();
114
115 /* issue the standby signal into the pm unit. */
116 cpu_do_idle();
117
118 pr_info("Failed to suspend the system\n");
119 return 1; /* Aborting suspend */
120}
121
122static void exynos_pm_prepare(void)
123{
124 unsigned int tmp;
125
126 /* Set wake-up mask registers */
127 __raw_writel(exynos_get_eint_wake_mask(), S5P_EINT_WAKEUP_MASK);
128 __raw_writel(exynos_irqwake_intmask & ~(1 << 31), S5P_WAKEUP_MASK);
129
130 s3c_pm_do_save(exynos_core_save, ARRAY_SIZE(exynos_core_save));
131
132 if (soc_is_exynos5250()) {
133 s3c_pm_do_save(exynos5_sys_save, ARRAY_SIZE(exynos5_sys_save));
134 /* Disable USE_RETENTION of JPEG_MEM_OPTION */
135 tmp = __raw_readl(EXYNOS5_JPEG_MEM_OPTION);
136 tmp &= ~EXYNOS5_OPTION_USE_RETENTION;
137 __raw_writel(tmp, EXYNOS5_JPEG_MEM_OPTION);
138 }
139
140 /* Set value of power down register for sleep mode */
141
142 exynos_sys_powerdown_conf(SYS_SLEEP);
143 __raw_writel(S5P_CHECK_SLEEP, S5P_INFORM1);
144
145 /* ensure at least INFORM0 has the resume address */
146
147 __raw_writel(virt_to_phys(exynos_cpu_resume), S5P_INFORM0);
148}
149
150static int exynos_pm_suspend(void)
151{
152 unsigned long tmp;
153
154 /* Setting Central Sequence Register for power down mode */
155
156 tmp = __raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
157 tmp &= ~S5P_CENTRAL_LOWPWR_CFG;
158 __raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
159
160 /* Setting SEQ_OPTION register */
161
162 tmp = (S5P_USE_STANDBY_WFI0 | S5P_USE_STANDBY_WFE0);
163 __raw_writel(tmp, S5P_CENTRAL_SEQ_OPTION);
164
165 if (!soc_is_exynos5250()) {
166 /* Save Power control register */
167 asm ("mrc p15, 0, %0, c15, c0, 0"
168 : "=r" (tmp) : : "cc");
169 save_arm_register[0] = tmp;
170
171 /* Save Diagnostic register */
172 asm ("mrc p15, 0, %0, c15, c0, 1"
173 : "=r" (tmp) : : "cc");
174 save_arm_register[1] = tmp;
175 }
176
177 return 0;
178}
179
180static void exynos_pm_resume(void)
181{
182 unsigned long tmp;
183
184 /*
185 * If PMU failed while entering sleep mode, WFI will be
186 * ignored by PMU and then exiting cpu_do_idle().
187 * S5P_CENTRAL_LOWPWR_CFG bit will not be set automatically
188 * in this situation.
189 */
190 tmp = __raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
191 if (!(tmp & S5P_CENTRAL_LOWPWR_CFG)) {
192 tmp |= S5P_CENTRAL_LOWPWR_CFG;
193 __raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
194 /* clear the wakeup state register */
195 __raw_writel(0x0, S5P_WAKEUP_STAT);
196 /* No need to perform below restore code */
197 goto early_wakeup;
198 }
199 if (!soc_is_exynos5250()) {
200 /* Restore Power control register */
201 tmp = save_arm_register[0];
202 asm volatile ("mcr p15, 0, %0, c15, c0, 0"
203 : : "r" (tmp)
204 : "cc");
205
206 /* Restore Diagnostic register */
207 tmp = save_arm_register[1];
208 asm volatile ("mcr p15, 0, %0, c15, c0, 1"
209 : : "r" (tmp)
210 : "cc");
211 }
212
213 /* For release retention */
214
215 __raw_writel((1 << 28), S5P_PAD_RET_MAUDIO_OPTION);
216 __raw_writel((1 << 28), S5P_PAD_RET_GPIO_OPTION);
217 __raw_writel((1 << 28), S5P_PAD_RET_UART_OPTION);
218 __raw_writel((1 << 28), S5P_PAD_RET_MMCA_OPTION);
219 __raw_writel((1 << 28), S5P_PAD_RET_MMCB_OPTION);
220 __raw_writel((1 << 28), S5P_PAD_RET_EBIA_OPTION);
221 __raw_writel((1 << 28), S5P_PAD_RET_EBIB_OPTION);
222
223 if (soc_is_exynos5250())
224 s3c_pm_do_restore(exynos5_sys_save,
225 ARRAY_SIZE(exynos5_sys_save));
226
227 s3c_pm_do_restore_core(exynos_core_save, ARRAY_SIZE(exynos_core_save));
228
229 if (IS_ENABLED(CONFIG_SMP) && !soc_is_exynos5250())
230 scu_enable(S5P_VA_SCU);
231
232early_wakeup:
233
234 /* Clear SLEEP mode set in INFORM1 */
235 __raw_writel(0x0, S5P_INFORM1);
236
237 return;
238}
239
240static struct syscore_ops exynos_pm_syscore_ops = {
241 .suspend = exynos_pm_suspend,
242 .resume = exynos_pm_resume,
243};
244
245/*
246 * Suspend Ops
247 */
248
249static int exynos_suspend_enter(suspend_state_t state)
250{
251 int ret;
252
253 s3c_pm_debug_init();
254
255 S3C_PMDBG("%s: suspending the system...\n", __func__);
256
257 S3C_PMDBG("%s: wakeup masks: %08x,%08x\n", __func__,
258 exynos_irqwake_intmask, exynos_get_eint_wake_mask());
259
260 if (exynos_irqwake_intmask == -1U
261 && exynos_get_eint_wake_mask() == -1U) {
262 pr_err("%s: No wake-up sources!\n", __func__);
263 pr_err("%s: Aborting sleep\n", __func__);
264 return -EINVAL;
265 }
266
267 s3c_pm_save_uarts();
268 exynos_pm_prepare();
269 flush_cache_all();
270 s3c_pm_check_store();
271
272 ret = cpu_suspend(0, exynos_cpu_suspend);
273 if (ret)
274 return ret;
275
276 s3c_pm_restore_uarts();
277
278 S3C_PMDBG("%s: wakeup stat: %08x\n", __func__,
279 __raw_readl(S5P_WAKEUP_STAT));
280
281 s3c_pm_check_restore();
282
283 S3C_PMDBG("%s: resuming the system...\n", __func__);
284
285 return 0;
286}
287
288static int exynos_suspend_prepare(void)
289{
290 s3c_pm_check_prepare();
291
292 return 0;
293}
294
295static void exynos_suspend_finish(void)
296{
297 s3c_pm_check_cleanup();
298}
299
300static const struct platform_suspend_ops exynos_suspend_ops = {
301 .enter = exynos_suspend_enter,
302 .prepare = exynos_suspend_prepare,
303 .finish = exynos_suspend_finish,
304 .valid = suspend_valid_only_mem,
305};
306
307void __init exynos_pm_init(void)
308{
309 u32 tmp;
310
311 /* Platform-specific GIC callback */
312 gic_arch_extn.irq_set_wake = exynos_irq_set_wake;
313
314 /* All wakeup disable */
315 tmp = __raw_readl(S5P_WAKEUP_MASK);
316 tmp |= ((0xFF << 8) | (0x1F << 1));
317 __raw_writel(tmp, S5P_WAKEUP_MASK);
318
319 register_syscore_ops(&exynos_pm_syscore_ops);
320 suspend_set_ops(&exynos_suspend_ops);
321}
1// SPDX-License-Identifier: GPL-2.0
2//
3// Copyright (c) 2011-2014 Samsung Electronics Co., Ltd.
4// http://www.samsung.com
5//
6// EXYNOS - Power Management support
7//
8// Based on arch/arm/mach-s3c2410/pm.c
9// Copyright (c) 2006 Simtec Electronics
10// Ben Dooks <ben@simtec.co.uk>
11
12#include <linux/init.h>
13#include <linux/suspend.h>
14#include <linux/cpu_pm.h>
15#include <linux/io.h>
16#include <linux/of.h>
17#include <linux/soc/samsung/exynos-regs-pmu.h>
18#include <linux/soc/samsung/exynos-pmu.h>
19
20#include <asm/firmware.h>
21#include <asm/smp_scu.h>
22#include <asm/suspend.h>
23#include <asm/cacheflush.h>
24
25#include "common.h"
26
27static inline void __iomem *exynos_boot_vector_addr(void)
28{
29 if (samsung_rev() == EXYNOS4210_REV_1_1)
30 return pmu_base_addr + S5P_INFORM7;
31 else if (samsung_rev() == EXYNOS4210_REV_1_0)
32 return sysram_base_addr + 0x24;
33 return pmu_base_addr + S5P_INFORM0;
34}
35
36static inline void __iomem *exynos_boot_vector_flag(void)
37{
38 if (samsung_rev() == EXYNOS4210_REV_1_1)
39 return pmu_base_addr + S5P_INFORM6;
40 else if (samsung_rev() == EXYNOS4210_REV_1_0)
41 return sysram_base_addr + 0x20;
42 return pmu_base_addr + S5P_INFORM1;
43}
44
45#define S5P_CHECK_AFTR 0xFCBA0D10
46
47/* For Cortex-A9 Diagnostic and Power control register */
48static unsigned int save_arm_register[2];
49
50void exynos_cpu_save_register(void)
51{
52 unsigned long tmp;
53
54 /* Save Power control register */
55 asm ("mrc p15, 0, %0, c15, c0, 0"
56 : "=r" (tmp) : : "cc");
57
58 save_arm_register[0] = tmp;
59
60 /* Save Diagnostic register */
61 asm ("mrc p15, 0, %0, c15, c0, 1"
62 : "=r" (tmp) : : "cc");
63
64 save_arm_register[1] = tmp;
65}
66
67void exynos_cpu_restore_register(void)
68{
69 unsigned long tmp;
70
71 /* Restore Power control register */
72 tmp = save_arm_register[0];
73
74 asm volatile ("mcr p15, 0, %0, c15, c0, 0"
75 : : "r" (tmp)
76 : "cc");
77
78 /* Restore Diagnostic register */
79 tmp = save_arm_register[1];
80
81 asm volatile ("mcr p15, 0, %0, c15, c0, 1"
82 : : "r" (tmp)
83 : "cc");
84}
85
86void exynos_pm_central_suspend(void)
87{
88 unsigned long tmp;
89
90 /* Setting Central Sequence Register for power down mode */
91 tmp = pmu_raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
92 tmp &= ~S5P_CENTRAL_LOWPWR_CFG;
93 pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
94}
95
96int exynos_pm_central_resume(void)
97{
98 unsigned long tmp;
99
100 /*
101 * If PMU failed while entering sleep mode, WFI will be
102 * ignored by PMU and then exiting cpu_do_idle().
103 * S5P_CENTRAL_LOWPWR_CFG bit will not be set automatically
104 * in this situation.
105 */
106 tmp = pmu_raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
107 if (!(tmp & S5P_CENTRAL_LOWPWR_CFG)) {
108 tmp |= S5P_CENTRAL_LOWPWR_CFG;
109 pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
110 /* clear the wakeup state register */
111 pmu_raw_writel(0x0, S5P_WAKEUP_STAT);
112 /* No need to perform below restore code */
113 return -1;
114 }
115
116 return 0;
117}
118
119/* Ext-GIC nIRQ/nFIQ is the only wakeup source in AFTR */
120static void exynos_set_wakeupmask(long mask)
121{
122 pmu_raw_writel(mask, S5P_WAKEUP_MASK);
123 if (soc_is_exynos3250())
124 pmu_raw_writel(0x0, S5P_WAKEUP_MASK2);
125}
126
127static void exynos_cpu_set_boot_vector(long flags)
128{
129 writel_relaxed(__pa_symbol(exynos_cpu_resume),
130 exynos_boot_vector_addr());
131 writel_relaxed(flags, exynos_boot_vector_flag());
132}
133
134static int exynos_aftr_finisher(unsigned long flags)
135{
136 int ret;
137
138 exynos_set_wakeupmask(soc_is_exynos3250() ? 0x40003ffe : 0x0000ff3e);
139 /* Set value of power down register for aftr mode */
140 exynos_sys_powerdown_conf(SYS_AFTR);
141
142 ret = call_firmware_op(do_idle, FW_DO_IDLE_AFTR);
143 if (ret == -ENOSYS) {
144 if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9)
145 exynos_cpu_save_register();
146 exynos_cpu_set_boot_vector(S5P_CHECK_AFTR);
147 cpu_do_idle();
148 }
149
150 return 1;
151}
152
153void exynos_enter_aftr(void)
154{
155 unsigned int cpuid = smp_processor_id();
156
157 cpu_pm_enter();
158
159 if (soc_is_exynos3250())
160 exynos_set_boot_flag(cpuid, C2_STATE);
161
162 exynos_pm_central_suspend();
163
164 if (soc_is_exynos4412()) {
165 /* Setting SEQ_OPTION register */
166 pmu_raw_writel(S5P_USE_STANDBY_WFI0 | S5P_USE_STANDBY_WFE0,
167 S5P_CENTRAL_SEQ_OPTION);
168 }
169
170 cpu_suspend(0, exynos_aftr_finisher);
171
172 if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9) {
173 exynos_scu_enable();
174 if (call_firmware_op(resume) == -ENOSYS)
175 exynos_cpu_restore_register();
176 }
177
178 exynos_pm_central_resume();
179
180 if (soc_is_exynos3250())
181 exynos_clear_boot_flag(cpuid, C2_STATE);
182
183 cpu_pm_exit();
184}
185
186#if defined(CONFIG_SMP) && defined(CONFIG_ARM_EXYNOS_CPUIDLE)
187static atomic_t cpu1_wakeup = ATOMIC_INIT(0);
188
189static int exynos_cpu0_enter_aftr(void)
190{
191 int ret = -1;
192
193 /*
194 * If the other cpu is powered on, we have to power it off, because
195 * the AFTR state won't work otherwise
196 */
197 if (cpu_online(1)) {
198 /*
199 * We reach a sync point with the coupled idle state, we know
200 * the other cpu will power down itself or will abort the
201 * sequence, let's wait for one of these to happen
202 */
203 while (exynos_cpu_power_state(1)) {
204 unsigned long boot_addr;
205
206 /*
207 * The other cpu may skip idle and boot back
208 * up again
209 */
210 if (atomic_read(&cpu1_wakeup))
211 goto abort;
212
213 /*
214 * The other cpu may bounce through idle and
215 * boot back up again, getting stuck in the
216 * boot rom code
217 */
218 ret = exynos_get_boot_addr(1, &boot_addr);
219 if (ret)
220 goto fail;
221 ret = -1;
222 if (boot_addr == 0)
223 goto abort;
224
225 cpu_relax();
226 }
227 }
228
229 exynos_enter_aftr();
230 ret = 0;
231
232abort:
233 if (cpu_online(1)) {
234 unsigned long boot_addr = __pa_symbol(exynos_cpu_resume);
235
236 /*
237 * Set the boot vector to something non-zero
238 */
239 ret = exynos_set_boot_addr(1, boot_addr);
240 if (ret)
241 goto fail;
242 dsb();
243
244 /*
245 * Turn on cpu1 and wait for it to be on
246 */
247 exynos_cpu_power_up(1);
248 while (exynos_cpu_power_state(1) != S5P_CORE_LOCAL_PWR_EN)
249 cpu_relax();
250
251 if (soc_is_exynos3250()) {
252 while (!pmu_raw_readl(S5P_PMU_SPARE2) &&
253 !atomic_read(&cpu1_wakeup))
254 cpu_relax();
255
256 if (!atomic_read(&cpu1_wakeup))
257 exynos_core_restart(1);
258 }
259
260 while (!atomic_read(&cpu1_wakeup)) {
261 smp_rmb();
262
263 /*
264 * Poke cpu1 out of the boot rom
265 */
266
267 ret = exynos_set_boot_addr(1, boot_addr);
268 if (ret)
269 goto fail;
270
271 call_firmware_op(cpu_boot, 1);
272 dsb_sev();
273 }
274 }
275fail:
276 return ret;
277}
278
279static int exynos_wfi_finisher(unsigned long flags)
280{
281 if (soc_is_exynos3250())
282 flush_cache_all();
283 cpu_do_idle();
284
285 return -1;
286}
287
288static int exynos_cpu1_powerdown(void)
289{
290 int ret = -1;
291
292 /*
293 * Idle sequence for cpu1
294 */
295 if (cpu_pm_enter())
296 goto cpu1_aborted;
297
298 /*
299 * Turn off cpu 1
300 */
301 exynos_cpu_power_down(1);
302
303 if (soc_is_exynos3250())
304 pmu_raw_writel(0, S5P_PMU_SPARE2);
305
306 ret = cpu_suspend(0, exynos_wfi_finisher);
307
308 cpu_pm_exit();
309
310cpu1_aborted:
311 dsb();
312 /*
313 * Notify cpu 0 that cpu 1 is awake
314 */
315 atomic_set(&cpu1_wakeup, 1);
316
317 return ret;
318}
319
320static void exynos_pre_enter_aftr(void)
321{
322 unsigned long boot_addr = __pa_symbol(exynos_cpu_resume);
323
324 (void)exynos_set_boot_addr(1, boot_addr);
325}
326
327static void exynos_post_enter_aftr(void)
328{
329 atomic_set(&cpu1_wakeup, 0);
330}
331
332struct cpuidle_exynos_data cpuidle_coupled_exynos_data = {
333 .cpu0_enter_aftr = exynos_cpu0_enter_aftr,
334 .cpu1_powerdown = exynos_cpu1_powerdown,
335 .pre_enter_aftr = exynos_pre_enter_aftr,
336 .post_enter_aftr = exynos_post_enter_aftr,
337};
338#endif /* CONFIG_SMP && CONFIG_ARM_EXYNOS_CPUIDLE */