Linux Audio

Check our new training course

Buildroot integration, development and maintenance

Need a Buildroot system for your embedded project?
Loading...
v3.15
  1/* linux/arch/arm/plat-s3c24xx/s3c244x.c
  2 *
  3 * Copyright (c) 2004-2006 Simtec Electronics
  4 *   Ben Dooks <ben@simtec.co.uk>
  5 *
  6 * Samsung S3C2440 and S3C2442 Mobile CPU support (not S3C2443)
  7 *
  8 * This program is free software; you can redistribute it and/or modify
  9 * it under the terms of the GNU General Public License version 2 as
 10 * published by the Free Software Foundation.
 11*/
 12
 13#include <linux/kernel.h>
 14#include <linux/types.h>
 15#include <linux/interrupt.h>
 16#include <linux/list.h>
 17#include <linux/timer.h>
 18#include <linux/init.h>
 19#include <linux/serial_core.h>
 20#include <linux/serial_s3c.h>
 21#include <linux/platform_device.h>
 22#include <linux/reboot.h>
 23#include <linux/device.h>
 24#include <linux/syscore_ops.h>
 25#include <linux/clk.h>
 26#include <linux/io.h>
 27
 28#include <asm/system_misc.h>
 29#include <asm/mach/arch.h>
 30#include <asm/mach/map.h>
 31#include <asm/mach/irq.h>
 32
 33#include <mach/hardware.h>
 34#include <asm/irq.h>
 35
 36#include <plat/cpu-freq.h>
 37
 38#include <mach/regs-clock.h>
 39#include <mach/regs-gpio.h>
 40
 41#include <plat/clock.h>
 42#include <plat/devs.h>
 43#include <plat/cpu.h>
 44#include <plat/pm.h>
 45#include <plat/pll.h>
 46#include <plat/nand-core.h>
 47#include <plat/watchdog-reset.h>
 48
 
 
 49#include "regs-dsc.h"
 50
 51static struct map_desc s3c244x_iodesc[] __initdata = {
 52	IODESC_ENT(CLKPWR),
 53	IODESC_ENT(TIMER),
 54	IODESC_ENT(WATCHDOG),
 55};
 56
 57/* uart initialisation */
 58
 59void __init s3c244x_init_uarts(struct s3c2410_uartcfg *cfg, int no)
 60{
 61	s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no);
 62}
 63
 64void __init s3c244x_map_io(void)
 65{
 66	/* register our io-tables */
 67
 68	iotable_init(s3c244x_iodesc, ARRAY_SIZE(s3c244x_iodesc));
 69
 70	/* rename any peripherals used differing from the s3c2410 */
 71
 72	s3c_device_sdi.name  = "s3c2440-sdi";
 73	s3c_device_i2c0.name  = "s3c2440-i2c";
 74	s3c_nand_setname("s3c2440-nand");
 75	s3c_device_ts.name = "s3c2440-ts";
 76	s3c_device_usbgadget.name = "s3c2440-usbgadget";
 77}
 78
 79void __init_or_cpufreq s3c244x_setup_clocks(void)
 80{
 81	struct clk *xtal_clk;
 82	unsigned long clkdiv;
 83	unsigned long camdiv;
 84	unsigned long xtal;
 85	unsigned long hclk, fclk, pclk;
 86	int hdiv = 1;
 87
 88	xtal_clk = clk_get(NULL, "xtal");
 89	xtal = clk_get_rate(xtal_clk);
 90	clk_put(xtal_clk);
 91
 92	fclk = s3c24xx_get_pll(__raw_readl(S3C2410_MPLLCON), xtal) * 2;
 93
 94	clkdiv = __raw_readl(S3C2410_CLKDIVN);
 95	camdiv = __raw_readl(S3C2440_CAMDIVN);
 96
 97	/* work out clock scalings */
 98
 99	switch (clkdiv & S3C2440_CLKDIVN_HDIVN_MASK) {
100	case S3C2440_CLKDIVN_HDIVN_1:
101		hdiv = 1;
102		break;
103
104	case S3C2440_CLKDIVN_HDIVN_2:
105		hdiv = 2;
106		break;
107
108	case S3C2440_CLKDIVN_HDIVN_4_8:
109		hdiv = (camdiv & S3C2440_CAMDIVN_HCLK4_HALF) ? 8 : 4;
110		break;
111
112	case S3C2440_CLKDIVN_HDIVN_3_6:
113		hdiv = (camdiv & S3C2440_CAMDIVN_HCLK3_HALF) ? 6 : 3;
114		break;
115	}
116
117	hclk = fclk / hdiv;
118	pclk = hclk / ((clkdiv & S3C2440_CLKDIVN_PDIVN) ? 2 : 1);
119
120	/* print brief summary of clocks, etc */
121
122	printk("S3C244X: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n",
123	       print_mhz(fclk), print_mhz(hclk), print_mhz(pclk));
124
125	s3c24xx_setup_clocks(fclk, hclk, pclk);
126}
127
128void __init s3c244x_init_clocks(int xtal)
129{
130	/* initialise the clocks here, to allow other things like the
131	 * console to use them, and to add new ones after the initialisation
132	 */
133
134	s3c24xx_register_baseclocks(xtal);
135	s3c244x_setup_clocks();
136	s3c2410_baseclk_add();
137	samsung_wdt_reset_init(S3C24XX_VA_WATCHDOG);
138}
139
140/* Since the S3C2442 and S3C2440 share items, put both subsystems here */
141
142struct bus_type s3c2440_subsys = {
143	.name		= "s3c2440-core",
144	.dev_name	= "s3c2440-core",
145};
146
147struct bus_type s3c2442_subsys = {
148	.name		= "s3c2442-core",
149	.dev_name	= "s3c2442-core",
150};
151
152/* need to register the subsystem before we actually register the device, and
153 * we also need to ensure that it has been initialised before any of the
154 * drivers even try to use it (even if not on an s3c2440 based system)
155 * as a driver which may support both 2410 and 2440 may try and use it.
156*/
157
158static int __init s3c2440_core_init(void)
159{
160	return subsys_system_register(&s3c2440_subsys, NULL);
161}
162
163core_initcall(s3c2440_core_init);
164
165static int __init s3c2442_core_init(void)
166{
167	return subsys_system_register(&s3c2442_subsys, NULL);
168}
169
170core_initcall(s3c2442_core_init);
171
172
173#ifdef CONFIG_PM
174static struct sleep_save s3c244x_sleep[] = {
175	SAVE_ITEM(S3C2440_DSC0),
176	SAVE_ITEM(S3C2440_DSC1),
177	SAVE_ITEM(S3C2440_GPJDAT),
178	SAVE_ITEM(S3C2440_GPJCON),
179	SAVE_ITEM(S3C2440_GPJUP)
180};
181
182static int s3c244x_suspend(void)
183{
184	s3c_pm_do_save(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep));
185	return 0;
186}
187
188static void s3c244x_resume(void)
189{
190	s3c_pm_do_restore(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep));
191}
192#else
193#define s3c244x_suspend NULL
194#define s3c244x_resume  NULL
195#endif
196
197struct syscore_ops s3c244x_pm_syscore_ops = {
198	.suspend	= s3c244x_suspend,
199	.resume		= s3c244x_resume,
200};
201
202void s3c244x_restart(enum reboot_mode mode, const char *cmd)
203{
204	if (mode == REBOOT_SOFT)
205		soft_restart(0);
206
207	samsung_wdt_reset();
208
209	/* we'll take a jump through zero as a poor second */
210	soft_restart(0);
211}
v4.17
  1// SPDX-License-Identifier: GPL-2.0
  2//
  3// Copyright (c) 2004-2006 Simtec Electronics
  4//   Ben Dooks <ben@simtec.co.uk>
  5//
  6// Samsung S3C2440 and S3C2442 Mobile CPU support (not S3C2443)
 
 
 
 
 
  7
  8#include <linux/kernel.h>
  9#include <linux/types.h>
 10#include <linux/interrupt.h>
 11#include <linux/list.h>
 12#include <linux/timer.h>
 13#include <linux/init.h>
 14#include <linux/serial_core.h>
 15#include <linux/serial_s3c.h>
 16#include <linux/platform_device.h>
 17#include <linux/reboot.h>
 18#include <linux/device.h>
 19#include <linux/syscore_ops.h>
 20#include <linux/clk.h>
 21#include <linux/io.h>
 22
 23#include <asm/system_misc.h>
 24#include <asm/mach/arch.h>
 25#include <asm/mach/map.h>
 26#include <asm/mach/irq.h>
 27
 28#include <mach/hardware.h>
 29#include <asm/irq.h>
 30
 31#include <plat/cpu-freq.h>
 32
 33#include <mach/regs-clock.h>
 34#include <mach/regs-gpio.h>
 35
 
 36#include <plat/devs.h>
 37#include <plat/cpu.h>
 38#include <plat/pm.h>
 
 
 
 39
 40#include "common.h"
 41#include "nand-core.h"
 42#include "regs-dsc.h"
 43
 44static struct map_desc s3c244x_iodesc[] __initdata = {
 45	IODESC_ENT(CLKPWR),
 46	IODESC_ENT(TIMER),
 47	IODESC_ENT(WATCHDOG),
 48};
 49
 50/* uart initialisation */
 51
 52void __init s3c244x_init_uarts(struct s3c2410_uartcfg *cfg, int no)
 53{
 54	s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no);
 55}
 56
 57void __init s3c244x_map_io(void)
 58{
 59	/* register our io-tables */
 60
 61	iotable_init(s3c244x_iodesc, ARRAY_SIZE(s3c244x_iodesc));
 62
 63	/* rename any peripherals used differing from the s3c2410 */
 64
 65	s3c_device_sdi.name  = "s3c2440-sdi";
 66	s3c_device_i2c0.name  = "s3c2440-i2c";
 67	s3c_nand_setname("s3c2440-nand");
 68	s3c_device_ts.name = "s3c2440-ts";
 69	s3c_device_usbgadget.name = "s3c2440-usbgadget";
 70	s3c2410_device_dclk.name = "s3c2440-dclk";
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 71}
 72
 73/* Since the S3C2442 and S3C2440 share items, put both subsystems here */
 74
 75struct bus_type s3c2440_subsys = {
 76	.name		= "s3c2440-core",
 77	.dev_name	= "s3c2440-core",
 78};
 79
 80struct bus_type s3c2442_subsys = {
 81	.name		= "s3c2442-core",
 82	.dev_name	= "s3c2442-core",
 83};
 84
 85/* need to register the subsystem before we actually register the device, and
 86 * we also need to ensure that it has been initialised before any of the
 87 * drivers even try to use it (even if not on an s3c2440 based system)
 88 * as a driver which may support both 2410 and 2440 may try and use it.
 89*/
 90
 91static int __init s3c2440_core_init(void)
 92{
 93	return subsys_system_register(&s3c2440_subsys, NULL);
 94}
 95
 96core_initcall(s3c2440_core_init);
 97
 98static int __init s3c2442_core_init(void)
 99{
100	return subsys_system_register(&s3c2442_subsys, NULL);
101}
102
103core_initcall(s3c2442_core_init);
104
105
106#ifdef CONFIG_PM_SLEEP
107static struct sleep_save s3c244x_sleep[] = {
108	SAVE_ITEM(S3C2440_DSC0),
109	SAVE_ITEM(S3C2440_DSC1),
110	SAVE_ITEM(S3C2440_GPJDAT),
111	SAVE_ITEM(S3C2440_GPJCON),
112	SAVE_ITEM(S3C2440_GPJUP)
113};
114
115static int s3c244x_suspend(void)
116{
117	s3c_pm_do_save(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep));
118	return 0;
119}
120
121static void s3c244x_resume(void)
122{
123	s3c_pm_do_restore(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep));
124}
 
 
 
 
125
126struct syscore_ops s3c244x_pm_syscore_ops = {
127	.suspend	= s3c244x_suspend,
128	.resume		= s3c244x_resume,
129};
130#endif