Loading...
1/*
2 * OMAP7xx specific gpio init
3 *
4 * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * Author:
7 * Charulatha V <charu@ti.com>
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation version 2.
12 *
13 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
14 * kind, whether express or implied; without even the implied warranty
15 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 */
18
19#include <linux/gpio.h>
20#include <linux/platform_data/gpio-omap.h>
21
22#include <mach/irqs.h>
23
24#define OMAP7XX_GPIO1_BASE 0xfffbc000
25#define OMAP7XX_GPIO2_BASE 0xfffbc800
26#define OMAP7XX_GPIO3_BASE 0xfffbd000
27#define OMAP7XX_GPIO4_BASE 0xfffbd800
28#define OMAP7XX_GPIO5_BASE 0xfffbe000
29#define OMAP7XX_GPIO6_BASE 0xfffbe800
30#define OMAP1_MPUIO_VBASE OMAP1_MPUIO_BASE
31
32/* mpu gpio */
33static struct resource omap7xx_mpu_gpio_resources[] = {
34 {
35 .start = OMAP1_MPUIO_VBASE,
36 .end = OMAP1_MPUIO_VBASE + SZ_2K - 1,
37 .flags = IORESOURCE_MEM,
38 },
39 {
40 .start = INT_7XX_MPUIO,
41 .flags = IORESOURCE_IRQ,
42 },
43};
44
45static struct omap_gpio_reg_offs omap7xx_mpuio_regs = {
46 .revision = USHRT_MAX,
47 .direction = OMAP_MPUIO_IO_CNTL / 2,
48 .datain = OMAP_MPUIO_INPUT_LATCH / 2,
49 .dataout = OMAP_MPUIO_OUTPUT / 2,
50 .irqstatus = OMAP_MPUIO_GPIO_INT / 2,
51 .irqenable = OMAP_MPUIO_GPIO_MASKIT / 2,
52 .irqenable_inv = true,
53 .irqctrl = OMAP_MPUIO_GPIO_INT_EDGE >> 1,
54};
55
56static struct omap_gpio_platform_data omap7xx_mpu_gpio_config = {
57 .is_mpuio = true,
58 .bank_width = 16,
59 .bank_stride = 2,
60 .regs = &omap7xx_mpuio_regs,
61};
62
63static struct platform_device omap7xx_mpu_gpio = {
64 .name = "omap_gpio",
65 .id = 0,
66 .dev = {
67 .platform_data = &omap7xx_mpu_gpio_config,
68 },
69 .num_resources = ARRAY_SIZE(omap7xx_mpu_gpio_resources),
70 .resource = omap7xx_mpu_gpio_resources,
71};
72
73/* gpio1 */
74static struct resource omap7xx_gpio1_resources[] = {
75 {
76 .start = OMAP7XX_GPIO1_BASE,
77 .end = OMAP7XX_GPIO1_BASE + SZ_2K - 1,
78 .flags = IORESOURCE_MEM,
79 },
80 {
81 .start = INT_7XX_GPIO_BANK1,
82 .flags = IORESOURCE_IRQ,
83 },
84};
85
86static struct omap_gpio_reg_offs omap7xx_gpio_regs = {
87 .revision = USHRT_MAX,
88 .direction = OMAP7XX_GPIO_DIR_CONTROL,
89 .datain = OMAP7XX_GPIO_DATA_INPUT,
90 .dataout = OMAP7XX_GPIO_DATA_OUTPUT,
91 .irqstatus = OMAP7XX_GPIO_INT_STATUS,
92 .irqenable = OMAP7XX_GPIO_INT_MASK,
93 .irqenable_inv = true,
94 .irqctrl = OMAP7XX_GPIO_INT_CONTROL,
95};
96
97static struct omap_gpio_platform_data omap7xx_gpio1_config = {
98 .bank_width = 32,
99 .regs = &omap7xx_gpio_regs,
100};
101
102static struct platform_device omap7xx_gpio1 = {
103 .name = "omap_gpio",
104 .id = 1,
105 .dev = {
106 .platform_data = &omap7xx_gpio1_config,
107 },
108 .num_resources = ARRAY_SIZE(omap7xx_gpio1_resources),
109 .resource = omap7xx_gpio1_resources,
110};
111
112/* gpio2 */
113static struct resource omap7xx_gpio2_resources[] = {
114 {
115 .start = OMAP7XX_GPIO2_BASE,
116 .end = OMAP7XX_GPIO2_BASE + SZ_2K - 1,
117 .flags = IORESOURCE_MEM,
118 },
119 {
120 .start = INT_7XX_GPIO_BANK2,
121 .flags = IORESOURCE_IRQ,
122 },
123};
124
125static struct omap_gpio_platform_data omap7xx_gpio2_config = {
126 .bank_width = 32,
127 .regs = &omap7xx_gpio_regs,
128};
129
130static struct platform_device omap7xx_gpio2 = {
131 .name = "omap_gpio",
132 .id = 2,
133 .dev = {
134 .platform_data = &omap7xx_gpio2_config,
135 },
136 .num_resources = ARRAY_SIZE(omap7xx_gpio2_resources),
137 .resource = omap7xx_gpio2_resources,
138};
139
140/* gpio3 */
141static struct resource omap7xx_gpio3_resources[] = {
142 {
143 .start = OMAP7XX_GPIO3_BASE,
144 .end = OMAP7XX_GPIO3_BASE + SZ_2K - 1,
145 .flags = IORESOURCE_MEM,
146 },
147 {
148 .start = INT_7XX_GPIO_BANK3,
149 .flags = IORESOURCE_IRQ,
150 },
151};
152
153static struct omap_gpio_platform_data omap7xx_gpio3_config = {
154 .bank_width = 32,
155 .regs = &omap7xx_gpio_regs,
156};
157
158static struct platform_device omap7xx_gpio3 = {
159 .name = "omap_gpio",
160 .id = 3,
161 .dev = {
162 .platform_data = &omap7xx_gpio3_config,
163 },
164 .num_resources = ARRAY_SIZE(omap7xx_gpio3_resources),
165 .resource = omap7xx_gpio3_resources,
166};
167
168/* gpio4 */
169static struct resource omap7xx_gpio4_resources[] = {
170 {
171 .start = OMAP7XX_GPIO4_BASE,
172 .end = OMAP7XX_GPIO4_BASE + SZ_2K - 1,
173 .flags = IORESOURCE_MEM,
174 },
175 {
176 .start = INT_7XX_GPIO_BANK4,
177 .flags = IORESOURCE_IRQ,
178 },
179};
180
181static struct omap_gpio_platform_data omap7xx_gpio4_config = {
182 .bank_width = 32,
183 .regs = &omap7xx_gpio_regs,
184};
185
186static struct platform_device omap7xx_gpio4 = {
187 .name = "omap_gpio",
188 .id = 4,
189 .dev = {
190 .platform_data = &omap7xx_gpio4_config,
191 },
192 .num_resources = ARRAY_SIZE(omap7xx_gpio4_resources),
193 .resource = omap7xx_gpio4_resources,
194};
195
196/* gpio5 */
197static struct resource omap7xx_gpio5_resources[] = {
198 {
199 .start = OMAP7XX_GPIO5_BASE,
200 .end = OMAP7XX_GPIO5_BASE + SZ_2K - 1,
201 .flags = IORESOURCE_MEM,
202 },
203 {
204 .start = INT_7XX_GPIO_BANK5,
205 .flags = IORESOURCE_IRQ,
206 },
207};
208
209static struct omap_gpio_platform_data omap7xx_gpio5_config = {
210 .bank_width = 32,
211 .regs = &omap7xx_gpio_regs,
212};
213
214static struct platform_device omap7xx_gpio5 = {
215 .name = "omap_gpio",
216 .id = 5,
217 .dev = {
218 .platform_data = &omap7xx_gpio5_config,
219 },
220 .num_resources = ARRAY_SIZE(omap7xx_gpio5_resources),
221 .resource = omap7xx_gpio5_resources,
222};
223
224/* gpio6 */
225static struct resource omap7xx_gpio6_resources[] = {
226 {
227 .start = OMAP7XX_GPIO6_BASE,
228 .end = OMAP7XX_GPIO6_BASE + SZ_2K - 1,
229 .flags = IORESOURCE_MEM,
230 },
231 {
232 .start = INT_7XX_GPIO_BANK6,
233 .flags = IORESOURCE_IRQ,
234 },
235};
236
237static struct omap_gpio_platform_data omap7xx_gpio6_config = {
238 .bank_width = 32,
239 .regs = &omap7xx_gpio_regs,
240};
241
242static struct platform_device omap7xx_gpio6 = {
243 .name = "omap_gpio",
244 .id = 6,
245 .dev = {
246 .platform_data = &omap7xx_gpio6_config,
247 },
248 .num_resources = ARRAY_SIZE(omap7xx_gpio6_resources),
249 .resource = omap7xx_gpio6_resources,
250};
251
252static struct platform_device *omap7xx_gpio_dev[] __initdata = {
253 &omap7xx_mpu_gpio,
254 &omap7xx_gpio1,
255 &omap7xx_gpio2,
256 &omap7xx_gpio3,
257 &omap7xx_gpio4,
258 &omap7xx_gpio5,
259 &omap7xx_gpio6,
260};
261
262/*
263 * omap7xx_gpio_init needs to be done before
264 * machine_init functions access gpio APIs.
265 * Hence omap7xx_gpio_init is a postcore_initcall.
266 */
267static int __init omap7xx_gpio_init(void)
268{
269 int i;
270
271 if (!cpu_is_omap7xx())
272 return -EINVAL;
273
274 for (i = 0; i < ARRAY_SIZE(omap7xx_gpio_dev); i++)
275 platform_device_register(omap7xx_gpio_dev[i]);
276
277 return 0;
278}
279postcore_initcall(omap7xx_gpio_init);
1/*
2 * OMAP7xx specific gpio init
3 *
4 * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * Author:
7 * Charulatha V <charu@ti.com>
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation version 2.
12 *
13 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
14 * kind, whether express or implied; without even the implied warranty
15 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 */
18
19#include <linux/gpio.h>
20
21#define OMAP7XX_GPIO1_BASE 0xfffbc000
22#define OMAP7XX_GPIO2_BASE 0xfffbc800
23#define OMAP7XX_GPIO3_BASE 0xfffbd000
24#define OMAP7XX_GPIO4_BASE 0xfffbd800
25#define OMAP7XX_GPIO5_BASE 0xfffbe000
26#define OMAP7XX_GPIO6_BASE 0xfffbe800
27#define OMAP1_MPUIO_VBASE OMAP1_MPUIO_BASE
28
29/* mpu gpio */
30static struct __initdata resource omap7xx_mpu_gpio_resources[] = {
31 {
32 .start = OMAP1_MPUIO_VBASE,
33 .end = OMAP1_MPUIO_VBASE + SZ_2K - 1,
34 .flags = IORESOURCE_MEM,
35 },
36 {
37 .start = INT_7XX_MPUIO,
38 .flags = IORESOURCE_IRQ,
39 },
40};
41
42static struct omap_gpio_reg_offs omap7xx_mpuio_regs = {
43 .revision = USHRT_MAX,
44 .direction = OMAP_MPUIO_IO_CNTL / 2,
45 .datain = OMAP_MPUIO_INPUT_LATCH / 2,
46 .dataout = OMAP_MPUIO_OUTPUT / 2,
47 .irqstatus = OMAP_MPUIO_GPIO_INT / 2,
48 .irqenable = OMAP_MPUIO_GPIO_MASKIT / 2,
49 .irqenable_inv = true,
50 .irqctrl = OMAP_MPUIO_GPIO_INT_EDGE >> 1,
51};
52
53static struct __initdata omap_gpio_platform_data omap7xx_mpu_gpio_config = {
54 .is_mpuio = true,
55 .bank_width = 16,
56 .bank_stride = 2,
57 .regs = &omap7xx_mpuio_regs,
58};
59
60static struct platform_device omap7xx_mpu_gpio = {
61 .name = "omap_gpio",
62 .id = 0,
63 .dev = {
64 .platform_data = &omap7xx_mpu_gpio_config,
65 },
66 .num_resources = ARRAY_SIZE(omap7xx_mpu_gpio_resources),
67 .resource = omap7xx_mpu_gpio_resources,
68};
69
70/* gpio1 */
71static struct __initdata resource omap7xx_gpio1_resources[] = {
72 {
73 .start = OMAP7XX_GPIO1_BASE,
74 .end = OMAP7XX_GPIO1_BASE + SZ_2K - 1,
75 .flags = IORESOURCE_MEM,
76 },
77 {
78 .start = INT_7XX_GPIO_BANK1,
79 .flags = IORESOURCE_IRQ,
80 },
81};
82
83static struct omap_gpio_reg_offs omap7xx_gpio_regs = {
84 .revision = USHRT_MAX,
85 .direction = OMAP7XX_GPIO_DIR_CONTROL,
86 .datain = OMAP7XX_GPIO_DATA_INPUT,
87 .dataout = OMAP7XX_GPIO_DATA_OUTPUT,
88 .irqstatus = OMAP7XX_GPIO_INT_STATUS,
89 .irqenable = OMAP7XX_GPIO_INT_MASK,
90 .irqenable_inv = true,
91 .irqctrl = OMAP7XX_GPIO_INT_CONTROL,
92};
93
94static struct __initdata omap_gpio_platform_data omap7xx_gpio1_config = {
95 .bank_width = 32,
96 .regs = &omap7xx_gpio_regs,
97};
98
99static struct platform_device omap7xx_gpio1 = {
100 .name = "omap_gpio",
101 .id = 1,
102 .dev = {
103 .platform_data = &omap7xx_gpio1_config,
104 },
105 .num_resources = ARRAY_SIZE(omap7xx_gpio1_resources),
106 .resource = omap7xx_gpio1_resources,
107};
108
109/* gpio2 */
110static struct __initdata resource omap7xx_gpio2_resources[] = {
111 {
112 .start = OMAP7XX_GPIO2_BASE,
113 .end = OMAP7XX_GPIO2_BASE + SZ_2K - 1,
114 .flags = IORESOURCE_MEM,
115 },
116 {
117 .start = INT_7XX_GPIO_BANK2,
118 .flags = IORESOURCE_IRQ,
119 },
120};
121
122static struct __initdata omap_gpio_platform_data omap7xx_gpio2_config = {
123 .bank_width = 32,
124 .regs = &omap7xx_gpio_regs,
125};
126
127static struct platform_device omap7xx_gpio2 = {
128 .name = "omap_gpio",
129 .id = 2,
130 .dev = {
131 .platform_data = &omap7xx_gpio2_config,
132 },
133 .num_resources = ARRAY_SIZE(omap7xx_gpio2_resources),
134 .resource = omap7xx_gpio2_resources,
135};
136
137/* gpio3 */
138static struct __initdata resource omap7xx_gpio3_resources[] = {
139 {
140 .start = OMAP7XX_GPIO3_BASE,
141 .end = OMAP7XX_GPIO3_BASE + SZ_2K - 1,
142 .flags = IORESOURCE_MEM,
143 },
144 {
145 .start = INT_7XX_GPIO_BANK3,
146 .flags = IORESOURCE_IRQ,
147 },
148};
149
150static struct __initdata omap_gpio_platform_data omap7xx_gpio3_config = {
151 .bank_width = 32,
152 .regs = &omap7xx_gpio_regs,
153};
154
155static struct platform_device omap7xx_gpio3 = {
156 .name = "omap_gpio",
157 .id = 3,
158 .dev = {
159 .platform_data = &omap7xx_gpio3_config,
160 },
161 .num_resources = ARRAY_SIZE(omap7xx_gpio3_resources),
162 .resource = omap7xx_gpio3_resources,
163};
164
165/* gpio4 */
166static struct __initdata resource omap7xx_gpio4_resources[] = {
167 {
168 .start = OMAP7XX_GPIO4_BASE,
169 .end = OMAP7XX_GPIO4_BASE + SZ_2K - 1,
170 .flags = IORESOURCE_MEM,
171 },
172 {
173 .start = INT_7XX_GPIO_BANK4,
174 .flags = IORESOURCE_IRQ,
175 },
176};
177
178static struct __initdata omap_gpio_platform_data omap7xx_gpio4_config = {
179 .bank_width = 32,
180 .regs = &omap7xx_gpio_regs,
181};
182
183static struct platform_device omap7xx_gpio4 = {
184 .name = "omap_gpio",
185 .id = 4,
186 .dev = {
187 .platform_data = &omap7xx_gpio4_config,
188 },
189 .num_resources = ARRAY_SIZE(omap7xx_gpio4_resources),
190 .resource = omap7xx_gpio4_resources,
191};
192
193/* gpio5 */
194static struct __initdata resource omap7xx_gpio5_resources[] = {
195 {
196 .start = OMAP7XX_GPIO5_BASE,
197 .end = OMAP7XX_GPIO5_BASE + SZ_2K - 1,
198 .flags = IORESOURCE_MEM,
199 },
200 {
201 .start = INT_7XX_GPIO_BANK5,
202 .flags = IORESOURCE_IRQ,
203 },
204};
205
206static struct __initdata omap_gpio_platform_data omap7xx_gpio5_config = {
207 .bank_width = 32,
208 .regs = &omap7xx_gpio_regs,
209};
210
211static struct platform_device omap7xx_gpio5 = {
212 .name = "omap_gpio",
213 .id = 5,
214 .dev = {
215 .platform_data = &omap7xx_gpio5_config,
216 },
217 .num_resources = ARRAY_SIZE(omap7xx_gpio5_resources),
218 .resource = omap7xx_gpio5_resources,
219};
220
221/* gpio6 */
222static struct __initdata resource omap7xx_gpio6_resources[] = {
223 {
224 .start = OMAP7XX_GPIO6_BASE,
225 .end = OMAP7XX_GPIO6_BASE + SZ_2K - 1,
226 .flags = IORESOURCE_MEM,
227 },
228 {
229 .start = INT_7XX_GPIO_BANK6,
230 .flags = IORESOURCE_IRQ,
231 },
232};
233
234static struct __initdata omap_gpio_platform_data omap7xx_gpio6_config = {
235 .bank_width = 32,
236 .regs = &omap7xx_gpio_regs,
237};
238
239static struct platform_device omap7xx_gpio6 = {
240 .name = "omap_gpio",
241 .id = 6,
242 .dev = {
243 .platform_data = &omap7xx_gpio6_config,
244 },
245 .num_resources = ARRAY_SIZE(omap7xx_gpio6_resources),
246 .resource = omap7xx_gpio6_resources,
247};
248
249static struct __initdata platform_device * omap7xx_gpio_dev[] = {
250 &omap7xx_mpu_gpio,
251 &omap7xx_gpio1,
252 &omap7xx_gpio2,
253 &omap7xx_gpio3,
254 &omap7xx_gpio4,
255 &omap7xx_gpio5,
256 &omap7xx_gpio6,
257};
258
259/*
260 * omap7xx_gpio_init needs to be done before
261 * machine_init functions access gpio APIs.
262 * Hence omap7xx_gpio_init is a postcore_initcall.
263 */
264static int __init omap7xx_gpio_init(void)
265{
266 int i;
267
268 if (!cpu_is_omap7xx())
269 return -EINVAL;
270
271 for (i = 0; i < ARRAY_SIZE(omap7xx_gpio_dev); i++)
272 platform_device_register(omap7xx_gpio_dev[i]);
273
274 return 0;
275}
276postcore_initcall(omap7xx_gpio_init);