Loading...
1/*
2 * Renesas Technology Europe SDK7786 Support.
3 *
4 * Copyright (C) 2010 Matt Fleming
5 * Copyright (C) 2010 Paul Mundt
6 *
7 * This file is subject to the terms and conditions of the GNU General Public
8 * License. See the file "COPYING" in the main directory of this archive
9 * for more details.
10 */
11#include <linux/init.h>
12#include <linux/platform_device.h>
13#include <linux/io.h>
14#include <linux/regulator/fixed.h>
15#include <linux/regulator/machine.h>
16#include <linux/smsc911x.h>
17#include <linux/i2c.h>
18#include <linux/irq.h>
19#include <linux/clk.h>
20#include <linux/clkdev.h>
21#include <mach/fpga.h>
22#include <mach/irq.h>
23#include <asm/machvec.h>
24#include <asm/heartbeat.h>
25#include <asm/sizes.h>
26#include <asm/clock.h>
27#include <asm/reboot.h>
28#include <asm/smp-ops.h>
29
30static struct resource heartbeat_resource = {
31 .start = 0x07fff8b0,
32 .end = 0x07fff8b0 + sizeof(u16) - 1,
33 .flags = IORESOURCE_MEM | IORESOURCE_MEM_16BIT,
34};
35
36static struct platform_device heartbeat_device = {
37 .name = "heartbeat",
38 .id = -1,
39 .num_resources = 1,
40 .resource = &heartbeat_resource,
41};
42
43/* Dummy supplies, where voltage doesn't matter */
44static struct regulator_consumer_supply dummy_supplies[] = {
45 REGULATOR_SUPPLY("vddvario", "smsc911x"),
46 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
47};
48
49static struct resource smsc911x_resources[] = {
50 [0] = {
51 .name = "smsc911x-memory",
52 .start = 0x07ffff00,
53 .end = 0x07ffff00 + SZ_256 - 1,
54 .flags = IORESOURCE_MEM,
55 },
56 [1] = {
57 .name = "smsc911x-irq",
58 .start = evt2irq(0x2c0),
59 .end = evt2irq(0x2c0),
60 .flags = IORESOURCE_IRQ,
61 },
62};
63
64static struct smsc911x_platform_config smsc911x_config = {
65 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
66 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
67 .flags = SMSC911X_USE_32BIT,
68 .phy_interface = PHY_INTERFACE_MODE_MII,
69};
70
71static struct platform_device smsc911x_device = {
72 .name = "smsc911x",
73 .id = -1,
74 .num_resources = ARRAY_SIZE(smsc911x_resources),
75 .resource = smsc911x_resources,
76 .dev = {
77 .platform_data = &smsc911x_config,
78 },
79};
80
81static struct resource smbus_fpga_resource = {
82 .start = 0x07fff9e0,
83 .end = 0x07fff9e0 + SZ_32 - 1,
84 .flags = IORESOURCE_MEM,
85};
86
87static struct platform_device smbus_fpga_device = {
88 .name = "i2c-sdk7786",
89 .id = 0,
90 .num_resources = 1,
91 .resource = &smbus_fpga_resource,
92};
93
94static struct resource smbus_pcie_resource = {
95 .start = 0x07fffc30,
96 .end = 0x07fffc30 + SZ_32 - 1,
97 .flags = IORESOURCE_MEM,
98};
99
100static struct platform_device smbus_pcie_device = {
101 .name = "i2c-sdk7786",
102 .id = 1,
103 .num_resources = 1,
104 .resource = &smbus_pcie_resource,
105};
106
107static struct i2c_board_info __initdata sdk7786_i2c_devices[] = {
108 {
109 I2C_BOARD_INFO("max6900", 0x68),
110 },
111};
112
113static struct platform_device *sh7786_devices[] __initdata = {
114 &heartbeat_device,
115 &smsc911x_device,
116 &smbus_fpga_device,
117 &smbus_pcie_device,
118};
119
120static int sdk7786_i2c_setup(void)
121{
122 unsigned int tmp;
123
124 /*
125 * Hand over I2C control to the FPGA.
126 */
127 tmp = fpga_read_reg(SBCR);
128 tmp &= ~SCBR_I2CCEN;
129 tmp |= SCBR_I2CMEN;
130 fpga_write_reg(tmp, SBCR);
131
132 return i2c_register_board_info(0, sdk7786_i2c_devices,
133 ARRAY_SIZE(sdk7786_i2c_devices));
134}
135
136static int __init sdk7786_devices_setup(void)
137{
138 int ret;
139
140 ret = platform_add_devices(sh7786_devices, ARRAY_SIZE(sh7786_devices));
141 if (unlikely(ret != 0))
142 return ret;
143
144 return sdk7786_i2c_setup();
145}
146device_initcall(sdk7786_devices_setup);
147
148static int sdk7786_mode_pins(void)
149{
150 return fpga_read_reg(MODSWR);
151}
152
153/*
154 * FPGA-driven PCIe clocks
155 *
156 * Historically these include the oscillator, clock B (slots 2/3/4) and
157 * clock A (slot 1 and the CPU clock). Newer revs of the PCB shove
158 * everything under a single PCIe clocks enable bit that happens to map
159 * to the same bit position as the oscillator bit for earlier FPGA
160 * versions.
161 *
162 * Given that the legacy clocks have the side-effect of shutting the CPU
163 * off through the FPGA along with the PCI slots, we simply leave them in
164 * their initial state and don't bother registering them with the clock
165 * framework.
166 */
167static int sdk7786_pcie_clk_enable(struct clk *clk)
168{
169 fpga_write_reg(fpga_read_reg(PCIECR) | PCIECR_CLKEN, PCIECR);
170 return 0;
171}
172
173static void sdk7786_pcie_clk_disable(struct clk *clk)
174{
175 fpga_write_reg(fpga_read_reg(PCIECR) & ~PCIECR_CLKEN, PCIECR);
176}
177
178static struct sh_clk_ops sdk7786_pcie_clk_ops = {
179 .enable = sdk7786_pcie_clk_enable,
180 .disable = sdk7786_pcie_clk_disable,
181};
182
183static struct clk sdk7786_pcie_clk = {
184 .ops = &sdk7786_pcie_clk_ops,
185};
186
187static struct clk_lookup sdk7786_pcie_cl = {
188 .con_id = "pcie_plat_clk",
189 .clk = &sdk7786_pcie_clk,
190};
191
192static int sdk7786_clk_init(void)
193{
194 struct clk *clk;
195 int ret;
196
197 /*
198 * Only handle the EXTAL case, anyone interfacing a crystal
199 * resonator will need to provide their own input clock.
200 */
201 if (test_mode_pin(MODE_PIN9))
202 return -EINVAL;
203
204 clk = clk_get(NULL, "extal");
205 if (IS_ERR(clk))
206 return PTR_ERR(clk);
207 ret = clk_set_rate(clk, 33333333);
208 clk_put(clk);
209
210 /*
211 * Setup the FPGA clocks.
212 */
213 ret = clk_register(&sdk7786_pcie_clk);
214 if (unlikely(ret)) {
215 pr_err("FPGA clock registration failed\n");
216 return ret;
217 }
218
219 clkdev_add(&sdk7786_pcie_cl);
220
221 return 0;
222}
223
224static void sdk7786_restart(char *cmd)
225{
226 fpga_write_reg(0xa5a5, SRSTR);
227}
228
229static void sdk7786_power_off(void)
230{
231 fpga_write_reg(fpga_read_reg(PWRCR) | PWRCR_PDWNREQ, PWRCR);
232
233 /*
234 * It can take up to 20us for the R8C to do its job, back off and
235 * wait a bit until we've been shut off. Even though newer FPGA
236 * versions don't set the ACK bit, the latency issue remains.
237 */
238 while ((fpga_read_reg(PWRCR) & PWRCR_PDWNACK) == 0)
239 cpu_sleep();
240}
241
242/* Initialize the board */
243static void __init sdk7786_setup(char **cmdline_p)
244{
245 pr_info("Renesas Technology Europe SDK7786 support:\n");
246
247 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
248
249 sdk7786_fpga_init();
250 sdk7786_nmi_init();
251
252 pr_info("\tPCB revision:\t%d\n", fpga_read_reg(PCBRR) & 0xf);
253
254 machine_ops.restart = sdk7786_restart;
255 pm_power_off = sdk7786_power_off;
256
257 register_smp_ops(&shx3_smp_ops);
258}
259
260/*
261 * The Machine Vector
262 */
263static struct sh_machine_vector mv_sdk7786 __initmv = {
264 .mv_name = "SDK7786",
265 .mv_setup = sdk7786_setup,
266 .mv_mode_pins = sdk7786_mode_pins,
267 .mv_clk_init = sdk7786_clk_init,
268 .mv_init_irq = sdk7786_init_irq,
269};
1/*
2 * Renesas Technology Europe SDK7786 Support.
3 *
4 * Copyright (C) 2010 Matt Fleming
5 * Copyright (C) 2010 Paul Mundt
6 *
7 * This file is subject to the terms and conditions of the GNU General Public
8 * License. See the file "COPYING" in the main directory of this archive
9 * for more details.
10 */
11#include <linux/init.h>
12#include <linux/platform_device.h>
13#include <linux/io.h>
14#include <linux/smsc911x.h>
15#include <linux/i2c.h>
16#include <linux/irq.h>
17#include <linux/clk.h>
18#include <linux/clkdev.h>
19#include <mach/fpga.h>
20#include <mach/irq.h>
21#include <asm/machvec.h>
22#include <asm/heartbeat.h>
23#include <asm/sizes.h>
24#include <asm/clock.h>
25#include <asm/reboot.h>
26#include <asm/smp-ops.h>
27
28static struct resource heartbeat_resource = {
29 .start = 0x07fff8b0,
30 .end = 0x07fff8b0 + sizeof(u16) - 1,
31 .flags = IORESOURCE_MEM | IORESOURCE_MEM_16BIT,
32};
33
34static struct platform_device heartbeat_device = {
35 .name = "heartbeat",
36 .id = -1,
37 .num_resources = 1,
38 .resource = &heartbeat_resource,
39};
40
41static struct resource smsc911x_resources[] = {
42 [0] = {
43 .name = "smsc911x-memory",
44 .start = 0x07ffff00,
45 .end = 0x07ffff00 + SZ_256 - 1,
46 .flags = IORESOURCE_MEM,
47 },
48 [1] = {
49 .name = "smsc911x-irq",
50 .start = evt2irq(0x2c0),
51 .end = evt2irq(0x2c0),
52 .flags = IORESOURCE_IRQ,
53 },
54};
55
56static struct smsc911x_platform_config smsc911x_config = {
57 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
58 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
59 .flags = SMSC911X_USE_32BIT,
60 .phy_interface = PHY_INTERFACE_MODE_MII,
61};
62
63static struct platform_device smsc911x_device = {
64 .name = "smsc911x",
65 .id = -1,
66 .num_resources = ARRAY_SIZE(smsc911x_resources),
67 .resource = smsc911x_resources,
68 .dev = {
69 .platform_data = &smsc911x_config,
70 },
71};
72
73static struct resource smbus_fpga_resource = {
74 .start = 0x07fff9e0,
75 .end = 0x07fff9e0 + SZ_32 - 1,
76 .flags = IORESOURCE_MEM,
77};
78
79static struct platform_device smbus_fpga_device = {
80 .name = "i2c-sdk7786",
81 .id = 0,
82 .num_resources = 1,
83 .resource = &smbus_fpga_resource,
84};
85
86static struct resource smbus_pcie_resource = {
87 .start = 0x07fffc30,
88 .end = 0x07fffc30 + SZ_32 - 1,
89 .flags = IORESOURCE_MEM,
90};
91
92static struct platform_device smbus_pcie_device = {
93 .name = "i2c-sdk7786",
94 .id = 1,
95 .num_resources = 1,
96 .resource = &smbus_pcie_resource,
97};
98
99static struct i2c_board_info __initdata sdk7786_i2c_devices[] = {
100 {
101 I2C_BOARD_INFO("max6900", 0x68),
102 },
103};
104
105static struct platform_device *sh7786_devices[] __initdata = {
106 &heartbeat_device,
107 &smsc911x_device,
108 &smbus_fpga_device,
109 &smbus_pcie_device,
110};
111
112static int sdk7786_i2c_setup(void)
113{
114 unsigned int tmp;
115
116 /*
117 * Hand over I2C control to the FPGA.
118 */
119 tmp = fpga_read_reg(SBCR);
120 tmp &= ~SCBR_I2CCEN;
121 tmp |= SCBR_I2CMEN;
122 fpga_write_reg(tmp, SBCR);
123
124 return i2c_register_board_info(0, sdk7786_i2c_devices,
125 ARRAY_SIZE(sdk7786_i2c_devices));
126}
127
128static int __init sdk7786_devices_setup(void)
129{
130 int ret;
131
132 ret = platform_add_devices(sh7786_devices, ARRAY_SIZE(sh7786_devices));
133 if (unlikely(ret != 0))
134 return ret;
135
136 return sdk7786_i2c_setup();
137}
138device_initcall(sdk7786_devices_setup);
139
140static int sdk7786_mode_pins(void)
141{
142 return fpga_read_reg(MODSWR);
143}
144
145/*
146 * FPGA-driven PCIe clocks
147 *
148 * Historically these include the oscillator, clock B (slots 2/3/4) and
149 * clock A (slot 1 and the CPU clock). Newer revs of the PCB shove
150 * everything under a single PCIe clocks enable bit that happens to map
151 * to the same bit position as the oscillator bit for earlier FPGA
152 * versions.
153 *
154 * Given that the legacy clocks have the side-effect of shutting the CPU
155 * off through the FPGA along with the PCI slots, we simply leave them in
156 * their initial state and don't bother registering them with the clock
157 * framework.
158 */
159static int sdk7786_pcie_clk_enable(struct clk *clk)
160{
161 fpga_write_reg(fpga_read_reg(PCIECR) | PCIECR_CLKEN, PCIECR);
162 return 0;
163}
164
165static void sdk7786_pcie_clk_disable(struct clk *clk)
166{
167 fpga_write_reg(fpga_read_reg(PCIECR) & ~PCIECR_CLKEN, PCIECR);
168}
169
170static struct clk_ops sdk7786_pcie_clk_ops = {
171 .enable = sdk7786_pcie_clk_enable,
172 .disable = sdk7786_pcie_clk_disable,
173};
174
175static struct clk sdk7786_pcie_clk = {
176 .ops = &sdk7786_pcie_clk_ops,
177};
178
179static struct clk_lookup sdk7786_pcie_cl = {
180 .con_id = "pcie_plat_clk",
181 .clk = &sdk7786_pcie_clk,
182};
183
184static int sdk7786_clk_init(void)
185{
186 struct clk *clk;
187 int ret;
188
189 /*
190 * Only handle the EXTAL case, anyone interfacing a crystal
191 * resonator will need to provide their own input clock.
192 */
193 if (test_mode_pin(MODE_PIN9))
194 return -EINVAL;
195
196 clk = clk_get(NULL, "extal");
197 if (IS_ERR(clk))
198 return PTR_ERR(clk);
199 ret = clk_set_rate(clk, 33333333);
200 clk_put(clk);
201
202 /*
203 * Setup the FPGA clocks.
204 */
205 ret = clk_register(&sdk7786_pcie_clk);
206 if (unlikely(ret)) {
207 pr_err("FPGA clock registration failed\n");
208 return ret;
209 }
210
211 clkdev_add(&sdk7786_pcie_cl);
212
213 return 0;
214}
215
216static void sdk7786_restart(char *cmd)
217{
218 fpga_write_reg(0xa5a5, SRSTR);
219}
220
221static void sdk7786_power_off(void)
222{
223 fpga_write_reg(fpga_read_reg(PWRCR) | PWRCR_PDWNREQ, PWRCR);
224
225 /*
226 * It can take up to 20us for the R8C to do its job, back off and
227 * wait a bit until we've been shut off. Even though newer FPGA
228 * versions don't set the ACK bit, the latency issue remains.
229 */
230 while ((fpga_read_reg(PWRCR) & PWRCR_PDWNACK) == 0)
231 cpu_sleep();
232}
233
234/* Initialize the board */
235static void __init sdk7786_setup(char **cmdline_p)
236{
237 pr_info("Renesas Technology Europe SDK7786 support:\n");
238
239 sdk7786_fpga_init();
240 sdk7786_nmi_init();
241
242 pr_info("\tPCB revision:\t%d\n", fpga_read_reg(PCBRR) & 0xf);
243
244 machine_ops.restart = sdk7786_restart;
245 pm_power_off = sdk7786_power_off;
246
247 register_smp_ops(&shx3_smp_ops);
248}
249
250/*
251 * The Machine Vector
252 */
253static struct sh_machine_vector mv_sdk7786 __initmv = {
254 .mv_name = "SDK7786",
255 .mv_setup = sdk7786_setup,
256 .mv_mode_pins = sdk7786_mode_pins,
257 .mv_clk_init = sdk7786_clk_init,
258 .mv_init_irq = sdk7786_init_irq,
259};