Loading...
1/*
2 * This program is free software; you can redistribute it and/or modify it
3 * under the terms of the GNU General Public License version 2 as published
4 * by the Free Software Foundation.
5 *
6 * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
7 */
8
9#include <linux/module.h>
10#include <linux/clk.h>
11#include <asm/bootinfo.h>
12#include <asm/time.h>
13
14#include <lantiq.h>
15
16#include "prom.h"
17#include "clk.h"
18
19static struct ltq_soc_info soc_info;
20
21unsigned int ltq_get_cpu_ver(void)
22{
23 return soc_info.rev;
24}
25EXPORT_SYMBOL(ltq_get_cpu_ver);
26
27unsigned int ltq_get_soc_type(void)
28{
29 return soc_info.type;
30}
31EXPORT_SYMBOL(ltq_get_soc_type);
32
33const char *get_system_type(void)
34{
35 return soc_info.sys_type;
36}
37
38void prom_free_prom_memory(void)
39{
40}
41
42static void __init prom_init_cmdline(void)
43{
44 int argc = fw_arg0;
45 char **argv = (char **) KSEG1ADDR(fw_arg1);
46 int i;
47
48 for (i = 0; i < argc; i++) {
49 char *p = (char *) KSEG1ADDR(argv[i]);
50
51 if (p && *p) {
52 strlcat(arcs_cmdline, p, sizeof(arcs_cmdline));
53 strlcat(arcs_cmdline, " ", sizeof(arcs_cmdline));
54 }
55 }
56}
57
58void __init prom_init(void)
59{
60 struct clk *clk;
61
62 ltq_soc_detect(&soc_info);
63 clk_init();
64 clk = clk_get(0, "cpu");
65 snprintf(soc_info.sys_type, LTQ_SYS_TYPE_LEN - 1, "%s rev1.%d",
66 soc_info.name, soc_info.rev);
67 clk_put(clk);
68 soc_info.sys_type[LTQ_SYS_TYPE_LEN - 1] = '\0';
69 pr_info("SoC: %s\n", soc_info.sys_type);
70 prom_init_cmdline();
71}
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 *
4 * Copyright (C) 2010 John Crispin <john@phrozen.org>
5 */
6
7#include <linux/export.h>
8#include <linux/clk.h>
9#include <linux/memblock.h>
10#include <linux/of_fdt.h>
11
12#include <asm/bootinfo.h>
13#include <asm/time.h>
14#include <asm/prom.h>
15
16#include <lantiq.h>
17
18#include "prom.h"
19#include "clk.h"
20
21/* access to the ebu needs to be locked between different drivers */
22DEFINE_SPINLOCK(ebu_lock);
23EXPORT_SYMBOL_GPL(ebu_lock);
24
25/*
26 * this struct is filled by the soc specific detection code and holds
27 * information about the specific soc type, revision and name
28 */
29static struct ltq_soc_info soc_info;
30
31/*
32 * These structs are used to override vsmp_init_secondary()
33 */
34#if defined(CONFIG_MIPS_MT_SMP)
35extern const struct plat_smp_ops vsmp_smp_ops;
36static struct plat_smp_ops lantiq_smp_ops;
37#endif
38
39const char *get_system_type(void)
40{
41 return soc_info.sys_type;
42}
43
44int ltq_soc_type(void)
45{
46 return soc_info.type;
47}
48
49static void __init prom_init_cmdline(void)
50{
51 int argc = fw_arg0;
52 char **argv = (char **) KSEG1ADDR(fw_arg1);
53 int i;
54
55 arcs_cmdline[0] = '\0';
56
57 for (i = 0; i < argc; i++) {
58 char *p = (char *) KSEG1ADDR(argv[i]);
59
60 if (CPHYSADDR(p) && *p) {
61 strlcat(arcs_cmdline, p, sizeof(arcs_cmdline));
62 strlcat(arcs_cmdline, " ", sizeof(arcs_cmdline));
63 }
64 }
65}
66
67void __init plat_mem_setup(void)
68{
69 void *dtb;
70
71 ioport_resource.start = IOPORT_RESOURCE_START;
72 ioport_resource.end = IOPORT_RESOURCE_END;
73 iomem_resource.start = IOMEM_RESOURCE_START;
74 iomem_resource.end = IOMEM_RESOURCE_END;
75
76 set_io_port_base((unsigned long) KSEG1);
77
78 dtb = get_fdt();
79 if (dtb == NULL)
80 panic("no dtb found");
81
82 /*
83 * Load the devicetree. This causes the chosen node to be
84 * parsed resulting in our memory appearing
85 */
86 __dt_setup_arch(dtb);
87}
88
89#if defined(CONFIG_MIPS_MT_SMP)
90static void lantiq_init_secondary(void)
91{
92 /*
93 * MIPS CPU startup function vsmp_init_secondary() will only
94 * enable some of the interrupts for the second CPU/VPE.
95 */
96 set_c0_status(ST0_IM);
97}
98#endif
99
100void __init prom_init(void)
101{
102 /* call the soc specific detetcion code and get it to fill soc_info */
103 ltq_soc_detect(&soc_info);
104 snprintf(soc_info.sys_type, LTQ_SYS_TYPE_LEN - 1, "%s rev %s",
105 soc_info.name, soc_info.rev_type);
106 soc_info.sys_type[LTQ_SYS_TYPE_LEN - 1] = '\0';
107 pr_info("SoC: %s\n", soc_info.sys_type);
108 prom_init_cmdline();
109
110#if defined(CONFIG_MIPS_MT_SMP)
111 lantiq_smp_ops = vsmp_smp_ops;
112 if (cpu_has_mipsmt)
113 lantiq_smp_ops.init_secondary = lantiq_init_secondary;
114 register_smp_ops(&lantiq_smp_ops);
115#endif
116}