Loading...
1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26#include "drmP.h"
27#include "drm_crtc_helper.h"
28#include "radeon_drm.h"
29#include "radeon.h"
30#include "atom.h"
31#include <linux/backlight.h>
32#ifdef CONFIG_PMAC_BACKLIGHT
33#include <asm/backlight.h>
34#endif
35
36static void radeon_legacy_encoder_disable(struct drm_encoder *encoder)
37{
38 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
39 struct drm_encoder_helper_funcs *encoder_funcs;
40
41 encoder_funcs = encoder->helper_private;
42 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF);
43 radeon_encoder->active_device = 0;
44}
45
46static void radeon_legacy_lvds_update(struct drm_encoder *encoder, int mode)
47{
48 struct drm_device *dev = encoder->dev;
49 struct radeon_device *rdev = dev->dev_private;
50 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
51 uint32_t lvds_gen_cntl, lvds_pll_cntl, pixclks_cntl, disp_pwr_man;
52 int panel_pwr_delay = 2000;
53 bool is_mac = false;
54 uint8_t backlight_level;
55 DRM_DEBUG_KMS("\n");
56
57 lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
58 backlight_level = (lvds_gen_cntl >> RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
59
60 if (radeon_encoder->enc_priv) {
61 if (rdev->is_atom_bios) {
62 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
63 panel_pwr_delay = lvds->panel_pwr_delay;
64 if (lvds->bl_dev)
65 backlight_level = lvds->backlight_level;
66 } else {
67 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
68 panel_pwr_delay = lvds->panel_pwr_delay;
69 if (lvds->bl_dev)
70 backlight_level = lvds->backlight_level;
71 }
72 }
73
74 /* macs (and possibly some x86 oem systems?) wire up LVDS strangely
75 * Taken from radeonfb.
76 */
77 if ((rdev->mode_info.connector_table == CT_IBOOK) ||
78 (rdev->mode_info.connector_table == CT_POWERBOOK_EXTERNAL) ||
79 (rdev->mode_info.connector_table == CT_POWERBOOK_INTERNAL) ||
80 (rdev->mode_info.connector_table == CT_POWERBOOK_VGA))
81 is_mac = true;
82
83 switch (mode) {
84 case DRM_MODE_DPMS_ON:
85 disp_pwr_man = RREG32(RADEON_DISP_PWR_MAN);
86 disp_pwr_man |= RADEON_AUTO_PWRUP_EN;
87 WREG32(RADEON_DISP_PWR_MAN, disp_pwr_man);
88 lvds_pll_cntl = RREG32(RADEON_LVDS_PLL_CNTL);
89 lvds_pll_cntl |= RADEON_LVDS_PLL_EN;
90 WREG32(RADEON_LVDS_PLL_CNTL, lvds_pll_cntl);
91 udelay(1000);
92
93 lvds_pll_cntl = RREG32(RADEON_LVDS_PLL_CNTL);
94 lvds_pll_cntl &= ~RADEON_LVDS_PLL_RESET;
95 WREG32(RADEON_LVDS_PLL_CNTL, lvds_pll_cntl);
96
97 lvds_gen_cntl &= ~(RADEON_LVDS_DISPLAY_DIS |
98 RADEON_LVDS_BL_MOD_LEVEL_MASK);
99 lvds_gen_cntl |= (RADEON_LVDS_ON | RADEON_LVDS_EN |
100 RADEON_LVDS_DIGON | RADEON_LVDS_BLON |
101 (backlight_level << RADEON_LVDS_BL_MOD_LEVEL_SHIFT));
102 if (is_mac)
103 lvds_gen_cntl |= RADEON_LVDS_BL_MOD_EN;
104 udelay(panel_pwr_delay * 1000);
105 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
106 break;
107 case DRM_MODE_DPMS_STANDBY:
108 case DRM_MODE_DPMS_SUSPEND:
109 case DRM_MODE_DPMS_OFF:
110 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL);
111 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb);
112 lvds_gen_cntl |= RADEON_LVDS_DISPLAY_DIS;
113 if (is_mac) {
114 lvds_gen_cntl &= ~RADEON_LVDS_BL_MOD_EN;
115 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
116 lvds_gen_cntl &= ~(RADEON_LVDS_ON | RADEON_LVDS_EN);
117 } else {
118 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
119 lvds_gen_cntl &= ~(RADEON_LVDS_ON | RADEON_LVDS_BLON | RADEON_LVDS_EN | RADEON_LVDS_DIGON);
120 }
121 udelay(panel_pwr_delay * 1000);
122 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
123 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);
124 udelay(panel_pwr_delay * 1000);
125 break;
126 }
127
128 if (rdev->is_atom_bios)
129 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
130 else
131 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
132
133}
134
135static void radeon_legacy_lvds_dpms(struct drm_encoder *encoder, int mode)
136{
137 struct radeon_device *rdev = encoder->dev->dev_private;
138 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
139 DRM_DEBUG("\n");
140
141 if (radeon_encoder->enc_priv) {
142 if (rdev->is_atom_bios) {
143 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
144 lvds->dpms_mode = mode;
145 } else {
146 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
147 lvds->dpms_mode = mode;
148 }
149 }
150
151 radeon_legacy_lvds_update(encoder, mode);
152}
153
154static void radeon_legacy_lvds_prepare(struct drm_encoder *encoder)
155{
156 struct radeon_device *rdev = encoder->dev->dev_private;
157
158 if (rdev->is_atom_bios)
159 radeon_atom_output_lock(encoder, true);
160 else
161 radeon_combios_output_lock(encoder, true);
162 radeon_legacy_lvds_dpms(encoder, DRM_MODE_DPMS_OFF);
163}
164
165static void radeon_legacy_lvds_commit(struct drm_encoder *encoder)
166{
167 struct radeon_device *rdev = encoder->dev->dev_private;
168
169 radeon_legacy_lvds_dpms(encoder, DRM_MODE_DPMS_ON);
170 if (rdev->is_atom_bios)
171 radeon_atom_output_lock(encoder, false);
172 else
173 radeon_combios_output_lock(encoder, false);
174}
175
176static void radeon_legacy_lvds_mode_set(struct drm_encoder *encoder,
177 struct drm_display_mode *mode,
178 struct drm_display_mode *adjusted_mode)
179{
180 struct drm_device *dev = encoder->dev;
181 struct radeon_device *rdev = dev->dev_private;
182 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
183 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
184 uint32_t lvds_pll_cntl, lvds_gen_cntl, lvds_ss_gen_cntl;
185
186 DRM_DEBUG_KMS("\n");
187
188 lvds_pll_cntl = RREG32(RADEON_LVDS_PLL_CNTL);
189 lvds_pll_cntl &= ~RADEON_LVDS_PLL_EN;
190
191 lvds_ss_gen_cntl = RREG32(RADEON_LVDS_SS_GEN_CNTL);
192 if (rdev->is_atom_bios) {
193 /* LVDS_GEN_CNTL parameters are computed in LVDSEncoderControl
194 * need to call that on resume to set up the reg properly.
195 */
196 radeon_encoder->pixel_clock = adjusted_mode->clock;
197 atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_ENABLE);
198 lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
199 } else {
200 struct radeon_encoder_lvds *lvds = (struct radeon_encoder_lvds *)radeon_encoder->enc_priv;
201 if (lvds) {
202 DRM_DEBUG_KMS("bios LVDS_GEN_CNTL: 0x%x\n", lvds->lvds_gen_cntl);
203 lvds_gen_cntl = lvds->lvds_gen_cntl;
204 lvds_ss_gen_cntl &= ~((0xf << RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) |
205 (0xf << RADEON_LVDS_PWRSEQ_DELAY2_SHIFT));
206 lvds_ss_gen_cntl |= ((lvds->panel_digon_delay << RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) |
207 (lvds->panel_blon_delay << RADEON_LVDS_PWRSEQ_DELAY2_SHIFT));
208 } else
209 lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
210 }
211 lvds_gen_cntl |= RADEON_LVDS_DISPLAY_DIS;
212 lvds_gen_cntl &= ~(RADEON_LVDS_ON |
213 RADEON_LVDS_BLON |
214 RADEON_LVDS_EN |
215 RADEON_LVDS_RST_FM);
216
217 if (ASIC_IS_R300(rdev))
218 lvds_pll_cntl &= ~(R300_LVDS_SRC_SEL_MASK);
219
220 if (radeon_crtc->crtc_id == 0) {
221 if (ASIC_IS_R300(rdev)) {
222 if (radeon_encoder->rmx_type != RMX_OFF)
223 lvds_pll_cntl |= R300_LVDS_SRC_SEL_RMX;
224 } else
225 lvds_gen_cntl &= ~RADEON_LVDS_SEL_CRTC2;
226 } else {
227 if (ASIC_IS_R300(rdev))
228 lvds_pll_cntl |= R300_LVDS_SRC_SEL_CRTC2;
229 else
230 lvds_gen_cntl |= RADEON_LVDS_SEL_CRTC2;
231 }
232
233 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
234 WREG32(RADEON_LVDS_PLL_CNTL, lvds_pll_cntl);
235 WREG32(RADEON_LVDS_SS_GEN_CNTL, lvds_ss_gen_cntl);
236
237 if (rdev->family == CHIP_RV410)
238 WREG32(RADEON_CLOCK_CNTL_INDEX, 0);
239
240 if (rdev->is_atom_bios)
241 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
242 else
243 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
244}
245
246static bool radeon_legacy_mode_fixup(struct drm_encoder *encoder,
247 struct drm_display_mode *mode,
248 struct drm_display_mode *adjusted_mode)
249{
250 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
251
252 /* set the active encoder to connector routing */
253 radeon_encoder_set_active_device(encoder);
254 drm_mode_set_crtcinfo(adjusted_mode, 0);
255
256 /* get the native mode for LVDS */
257 if (radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT))
258 radeon_panel_mode_fixup(encoder, adjusted_mode);
259
260 return true;
261}
262
263static const struct drm_encoder_helper_funcs radeon_legacy_lvds_helper_funcs = {
264 .dpms = radeon_legacy_lvds_dpms,
265 .mode_fixup = radeon_legacy_mode_fixup,
266 .prepare = radeon_legacy_lvds_prepare,
267 .mode_set = radeon_legacy_lvds_mode_set,
268 .commit = radeon_legacy_lvds_commit,
269 .disable = radeon_legacy_encoder_disable,
270};
271
272#if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)
273
274#define MAX_RADEON_LEVEL 0xFF
275
276struct radeon_backlight_privdata {
277 struct radeon_encoder *encoder;
278 uint8_t negative;
279};
280
281static uint8_t radeon_legacy_lvds_level(struct backlight_device *bd)
282{
283 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
284 uint8_t level;
285
286 /* Convert brightness to hardware level */
287 if (bd->props.brightness < 0)
288 level = 0;
289 else if (bd->props.brightness > MAX_RADEON_LEVEL)
290 level = MAX_RADEON_LEVEL;
291 else
292 level = bd->props.brightness;
293
294 if (pdata->negative)
295 level = MAX_RADEON_LEVEL - level;
296
297 return level;
298}
299
300static int radeon_legacy_backlight_update_status(struct backlight_device *bd)
301{
302 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
303 struct radeon_encoder *radeon_encoder = pdata->encoder;
304 struct drm_device *dev = radeon_encoder->base.dev;
305 struct radeon_device *rdev = dev->dev_private;
306 int dpms_mode = DRM_MODE_DPMS_ON;
307
308 if (radeon_encoder->enc_priv) {
309 if (rdev->is_atom_bios) {
310 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
311 dpms_mode = lvds->dpms_mode;
312 lvds->backlight_level = radeon_legacy_lvds_level(bd);
313 } else {
314 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
315 dpms_mode = lvds->dpms_mode;
316 lvds->backlight_level = radeon_legacy_lvds_level(bd);
317 }
318 }
319
320 if (bd->props.brightness > 0)
321 radeon_legacy_lvds_update(&radeon_encoder->base, dpms_mode);
322 else
323 radeon_legacy_lvds_update(&radeon_encoder->base, DRM_MODE_DPMS_OFF);
324
325 return 0;
326}
327
328static int radeon_legacy_backlight_get_brightness(struct backlight_device *bd)
329{
330 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
331 struct radeon_encoder *radeon_encoder = pdata->encoder;
332 struct drm_device *dev = radeon_encoder->base.dev;
333 struct radeon_device *rdev = dev->dev_private;
334 uint8_t backlight_level;
335
336 backlight_level = (RREG32(RADEON_LVDS_GEN_CNTL) >>
337 RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
338
339 return pdata->negative ? MAX_RADEON_LEVEL - backlight_level : backlight_level;
340}
341
342static const struct backlight_ops radeon_backlight_ops = {
343 .get_brightness = radeon_legacy_backlight_get_brightness,
344 .update_status = radeon_legacy_backlight_update_status,
345};
346
347void radeon_legacy_backlight_init(struct radeon_encoder *radeon_encoder,
348 struct drm_connector *drm_connector)
349{
350 struct drm_device *dev = radeon_encoder->base.dev;
351 struct radeon_device *rdev = dev->dev_private;
352 struct backlight_device *bd;
353 struct backlight_properties props;
354 struct radeon_backlight_privdata *pdata;
355 uint8_t backlight_level;
356
357 if (!radeon_encoder->enc_priv)
358 return;
359
360#ifdef CONFIG_PMAC_BACKLIGHT
361 if (!pmac_has_backlight_type("ati") &&
362 !pmac_has_backlight_type("mnca"))
363 return;
364#endif
365
366 pdata = kmalloc(sizeof(struct radeon_backlight_privdata), GFP_KERNEL);
367 if (!pdata) {
368 DRM_ERROR("Memory allocation failed\n");
369 goto error;
370 }
371
372 props.max_brightness = MAX_RADEON_LEVEL;
373 props.type = BACKLIGHT_RAW;
374 bd = backlight_device_register("radeon_bl", &drm_connector->kdev,
375 pdata, &radeon_backlight_ops, &props);
376 if (IS_ERR(bd)) {
377 DRM_ERROR("Backlight registration failed\n");
378 goto error;
379 }
380
381 pdata->encoder = radeon_encoder;
382
383 backlight_level = (RREG32(RADEON_LVDS_GEN_CNTL) >>
384 RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
385
386 /* First, try to detect backlight level sense based on the assumption
387 * that firmware set it up at full brightness
388 */
389 if (backlight_level == 0)
390 pdata->negative = true;
391 else if (backlight_level == 0xff)
392 pdata->negative = false;
393 else {
394 /* XXX hack... maybe some day we can figure out in what direction
395 * backlight should work on a given panel?
396 */
397 pdata->negative = (rdev->family != CHIP_RV200 &&
398 rdev->family != CHIP_RV250 &&
399 rdev->family != CHIP_RV280 &&
400 rdev->family != CHIP_RV350);
401
402#ifdef CONFIG_PMAC_BACKLIGHT
403 pdata->negative = (pdata->negative ||
404 of_machine_is_compatible("PowerBook4,3") ||
405 of_machine_is_compatible("PowerBook6,3") ||
406 of_machine_is_compatible("PowerBook6,5"));
407#endif
408 }
409
410 if (rdev->is_atom_bios) {
411 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
412 lvds->bl_dev = bd;
413 } else {
414 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
415 lvds->bl_dev = bd;
416 }
417
418 bd->props.brightness = radeon_legacy_backlight_get_brightness(bd);
419 bd->props.power = FB_BLANK_UNBLANK;
420 backlight_update_status(bd);
421
422 DRM_INFO("radeon legacy LVDS backlight initialized\n");
423
424 return;
425
426error:
427 kfree(pdata);
428 return;
429}
430
431static void radeon_legacy_backlight_exit(struct radeon_encoder *radeon_encoder)
432{
433 struct drm_device *dev = radeon_encoder->base.dev;
434 struct radeon_device *rdev = dev->dev_private;
435 struct backlight_device *bd = NULL;
436
437 if (!radeon_encoder->enc_priv)
438 return;
439
440 if (rdev->is_atom_bios) {
441 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
442 bd = lvds->bl_dev;
443 lvds->bl_dev = NULL;
444 } else {
445 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
446 bd = lvds->bl_dev;
447 lvds->bl_dev = NULL;
448 }
449
450 if (bd) {
451 struct radeon_legacy_backlight_privdata *pdata;
452
453 pdata = bl_get_data(bd);
454 backlight_device_unregister(bd);
455 kfree(pdata);
456
457 DRM_INFO("radeon legacy LVDS backlight unloaded\n");
458 }
459}
460
461#else /* !CONFIG_BACKLIGHT_CLASS_DEVICE */
462
463void radeon_legacy_backlight_init(struct radeon_encoder *encoder)
464{
465}
466
467static void radeon_legacy_backlight_exit(struct radeon_encoder *encoder)
468{
469}
470
471#endif
472
473
474static void radeon_lvds_enc_destroy(struct drm_encoder *encoder)
475{
476 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
477
478 if (radeon_encoder->enc_priv) {
479 radeon_legacy_backlight_exit(radeon_encoder);
480 kfree(radeon_encoder->enc_priv);
481 }
482 drm_encoder_cleanup(encoder);
483 kfree(radeon_encoder);
484}
485
486static const struct drm_encoder_funcs radeon_legacy_lvds_enc_funcs = {
487 .destroy = radeon_lvds_enc_destroy,
488};
489
490static void radeon_legacy_primary_dac_dpms(struct drm_encoder *encoder, int mode)
491{
492 struct drm_device *dev = encoder->dev;
493 struct radeon_device *rdev = dev->dev_private;
494 uint32_t crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
495 uint32_t dac_cntl = RREG32(RADEON_DAC_CNTL);
496 uint32_t dac_macro_cntl = RREG32(RADEON_DAC_MACRO_CNTL);
497
498 DRM_DEBUG_KMS("\n");
499
500 switch (mode) {
501 case DRM_MODE_DPMS_ON:
502 crtc_ext_cntl |= RADEON_CRTC_CRT_ON;
503 dac_cntl &= ~RADEON_DAC_PDWN;
504 dac_macro_cntl &= ~(RADEON_DAC_PDWN_R |
505 RADEON_DAC_PDWN_G |
506 RADEON_DAC_PDWN_B);
507 break;
508 case DRM_MODE_DPMS_STANDBY:
509 case DRM_MODE_DPMS_SUSPEND:
510 case DRM_MODE_DPMS_OFF:
511 crtc_ext_cntl &= ~RADEON_CRTC_CRT_ON;
512 dac_cntl |= RADEON_DAC_PDWN;
513 dac_macro_cntl |= (RADEON_DAC_PDWN_R |
514 RADEON_DAC_PDWN_G |
515 RADEON_DAC_PDWN_B);
516 break;
517 }
518
519 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
520 WREG32(RADEON_DAC_CNTL, dac_cntl);
521 WREG32(RADEON_DAC_MACRO_CNTL, dac_macro_cntl);
522
523 if (rdev->is_atom_bios)
524 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
525 else
526 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
527
528}
529
530static void radeon_legacy_primary_dac_prepare(struct drm_encoder *encoder)
531{
532 struct radeon_device *rdev = encoder->dev->dev_private;
533
534 if (rdev->is_atom_bios)
535 radeon_atom_output_lock(encoder, true);
536 else
537 radeon_combios_output_lock(encoder, true);
538 radeon_legacy_primary_dac_dpms(encoder, DRM_MODE_DPMS_OFF);
539}
540
541static void radeon_legacy_primary_dac_commit(struct drm_encoder *encoder)
542{
543 struct radeon_device *rdev = encoder->dev->dev_private;
544
545 radeon_legacy_primary_dac_dpms(encoder, DRM_MODE_DPMS_ON);
546
547 if (rdev->is_atom_bios)
548 radeon_atom_output_lock(encoder, false);
549 else
550 radeon_combios_output_lock(encoder, false);
551}
552
553static void radeon_legacy_primary_dac_mode_set(struct drm_encoder *encoder,
554 struct drm_display_mode *mode,
555 struct drm_display_mode *adjusted_mode)
556{
557 struct drm_device *dev = encoder->dev;
558 struct radeon_device *rdev = dev->dev_private;
559 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
560 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
561 uint32_t disp_output_cntl, dac_cntl, dac2_cntl, dac_macro_cntl;
562
563 DRM_DEBUG_KMS("\n");
564
565 if (radeon_crtc->crtc_id == 0) {
566 if (rdev->family == CHIP_R200 || ASIC_IS_R300(rdev)) {
567 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL) &
568 ~(RADEON_DISP_DAC_SOURCE_MASK);
569 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
570 } else {
571 dac2_cntl = RREG32(RADEON_DAC_CNTL2) & ~(RADEON_DAC2_DAC_CLK_SEL);
572 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
573 }
574 } else {
575 if (rdev->family == CHIP_R200 || ASIC_IS_R300(rdev)) {
576 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL) &
577 ~(RADEON_DISP_DAC_SOURCE_MASK);
578 disp_output_cntl |= RADEON_DISP_DAC_SOURCE_CRTC2;
579 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
580 } else {
581 dac2_cntl = RREG32(RADEON_DAC_CNTL2) | RADEON_DAC2_DAC_CLK_SEL;
582 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
583 }
584 }
585
586 dac_cntl = (RADEON_DAC_MASK_ALL |
587 RADEON_DAC_VGA_ADR_EN |
588 /* TODO 6-bits */
589 RADEON_DAC_8BIT_EN);
590
591 WREG32_P(RADEON_DAC_CNTL,
592 dac_cntl,
593 RADEON_DAC_RANGE_CNTL |
594 RADEON_DAC_BLANKING);
595
596 if (radeon_encoder->enc_priv) {
597 struct radeon_encoder_primary_dac *p_dac = (struct radeon_encoder_primary_dac *)radeon_encoder->enc_priv;
598 dac_macro_cntl = p_dac->ps2_pdac_adj;
599 } else
600 dac_macro_cntl = RREG32(RADEON_DAC_MACRO_CNTL);
601 dac_macro_cntl |= RADEON_DAC_PDWN_R | RADEON_DAC_PDWN_G | RADEON_DAC_PDWN_B;
602 WREG32(RADEON_DAC_MACRO_CNTL, dac_macro_cntl);
603
604 if (rdev->is_atom_bios)
605 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
606 else
607 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
608}
609
610static enum drm_connector_status radeon_legacy_primary_dac_detect(struct drm_encoder *encoder,
611 struct drm_connector *connector)
612{
613 struct drm_device *dev = encoder->dev;
614 struct radeon_device *rdev = dev->dev_private;
615 uint32_t vclk_ecp_cntl, crtc_ext_cntl;
616 uint32_t dac_ext_cntl, dac_cntl, dac_macro_cntl, tmp;
617 enum drm_connector_status found = connector_status_disconnected;
618 bool color = true;
619
620 /* save the regs we need */
621 vclk_ecp_cntl = RREG32_PLL(RADEON_VCLK_ECP_CNTL);
622 crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
623 dac_ext_cntl = RREG32(RADEON_DAC_EXT_CNTL);
624 dac_cntl = RREG32(RADEON_DAC_CNTL);
625 dac_macro_cntl = RREG32(RADEON_DAC_MACRO_CNTL);
626
627 tmp = vclk_ecp_cntl &
628 ~(RADEON_PIXCLK_ALWAYS_ONb | RADEON_PIXCLK_DAC_ALWAYS_ONb);
629 WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);
630
631 tmp = crtc_ext_cntl | RADEON_CRTC_CRT_ON;
632 WREG32(RADEON_CRTC_EXT_CNTL, tmp);
633
634 tmp = RADEON_DAC_FORCE_BLANK_OFF_EN |
635 RADEON_DAC_FORCE_DATA_EN;
636
637 if (color)
638 tmp |= RADEON_DAC_FORCE_DATA_SEL_RGB;
639 else
640 tmp |= RADEON_DAC_FORCE_DATA_SEL_G;
641
642 if (ASIC_IS_R300(rdev))
643 tmp |= (0x1b6 << RADEON_DAC_FORCE_DATA_SHIFT);
644 else
645 tmp |= (0x180 << RADEON_DAC_FORCE_DATA_SHIFT);
646
647 WREG32(RADEON_DAC_EXT_CNTL, tmp);
648
649 tmp = dac_cntl & ~(RADEON_DAC_RANGE_CNTL_MASK | RADEON_DAC_PDWN);
650 tmp |= RADEON_DAC_RANGE_CNTL_PS2 | RADEON_DAC_CMP_EN;
651 WREG32(RADEON_DAC_CNTL, tmp);
652
653 tmp &= ~(RADEON_DAC_PDWN_R |
654 RADEON_DAC_PDWN_G |
655 RADEON_DAC_PDWN_B);
656
657 WREG32(RADEON_DAC_MACRO_CNTL, tmp);
658
659 udelay(2000);
660
661 if (RREG32(RADEON_DAC_CNTL) & RADEON_DAC_CMP_OUTPUT)
662 found = connector_status_connected;
663
664 /* restore the regs we used */
665 WREG32(RADEON_DAC_CNTL, dac_cntl);
666 WREG32(RADEON_DAC_MACRO_CNTL, dac_macro_cntl);
667 WREG32(RADEON_DAC_EXT_CNTL, dac_ext_cntl);
668 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
669 WREG32_PLL(RADEON_VCLK_ECP_CNTL, vclk_ecp_cntl);
670
671 return found;
672}
673
674static const struct drm_encoder_helper_funcs radeon_legacy_primary_dac_helper_funcs = {
675 .dpms = radeon_legacy_primary_dac_dpms,
676 .mode_fixup = radeon_legacy_mode_fixup,
677 .prepare = radeon_legacy_primary_dac_prepare,
678 .mode_set = radeon_legacy_primary_dac_mode_set,
679 .commit = radeon_legacy_primary_dac_commit,
680 .detect = radeon_legacy_primary_dac_detect,
681 .disable = radeon_legacy_encoder_disable,
682};
683
684
685static const struct drm_encoder_funcs radeon_legacy_primary_dac_enc_funcs = {
686 .destroy = radeon_enc_destroy,
687};
688
689static void radeon_legacy_tmds_int_dpms(struct drm_encoder *encoder, int mode)
690{
691 struct drm_device *dev = encoder->dev;
692 struct radeon_device *rdev = dev->dev_private;
693 uint32_t fp_gen_cntl = RREG32(RADEON_FP_GEN_CNTL);
694 DRM_DEBUG_KMS("\n");
695
696 switch (mode) {
697 case DRM_MODE_DPMS_ON:
698 fp_gen_cntl |= (RADEON_FP_FPON | RADEON_FP_TMDS_EN);
699 break;
700 case DRM_MODE_DPMS_STANDBY:
701 case DRM_MODE_DPMS_SUSPEND:
702 case DRM_MODE_DPMS_OFF:
703 fp_gen_cntl &= ~(RADEON_FP_FPON | RADEON_FP_TMDS_EN);
704 break;
705 }
706
707 WREG32(RADEON_FP_GEN_CNTL, fp_gen_cntl);
708
709 if (rdev->is_atom_bios)
710 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
711 else
712 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
713
714}
715
716static void radeon_legacy_tmds_int_prepare(struct drm_encoder *encoder)
717{
718 struct radeon_device *rdev = encoder->dev->dev_private;
719
720 if (rdev->is_atom_bios)
721 radeon_atom_output_lock(encoder, true);
722 else
723 radeon_combios_output_lock(encoder, true);
724 radeon_legacy_tmds_int_dpms(encoder, DRM_MODE_DPMS_OFF);
725}
726
727static void radeon_legacy_tmds_int_commit(struct drm_encoder *encoder)
728{
729 struct radeon_device *rdev = encoder->dev->dev_private;
730
731 radeon_legacy_tmds_int_dpms(encoder, DRM_MODE_DPMS_ON);
732
733 if (rdev->is_atom_bios)
734 radeon_atom_output_lock(encoder, true);
735 else
736 radeon_combios_output_lock(encoder, true);
737}
738
739static void radeon_legacy_tmds_int_mode_set(struct drm_encoder *encoder,
740 struct drm_display_mode *mode,
741 struct drm_display_mode *adjusted_mode)
742{
743 struct drm_device *dev = encoder->dev;
744 struct radeon_device *rdev = dev->dev_private;
745 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
746 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
747 uint32_t tmp, tmds_pll_cntl, tmds_transmitter_cntl, fp_gen_cntl;
748 int i;
749
750 DRM_DEBUG_KMS("\n");
751
752 tmp = tmds_pll_cntl = RREG32(RADEON_TMDS_PLL_CNTL);
753 tmp &= 0xfffff;
754 if (rdev->family == CHIP_RV280) {
755 /* bit 22 of TMDS_PLL_CNTL is read-back inverted */
756 tmp ^= (1 << 22);
757 tmds_pll_cntl ^= (1 << 22);
758 }
759
760 if (radeon_encoder->enc_priv) {
761 struct radeon_encoder_int_tmds *tmds = (struct radeon_encoder_int_tmds *)radeon_encoder->enc_priv;
762
763 for (i = 0; i < 4; i++) {
764 if (tmds->tmds_pll[i].freq == 0)
765 break;
766 if ((uint32_t)(mode->clock / 10) < tmds->tmds_pll[i].freq) {
767 tmp = tmds->tmds_pll[i].value ;
768 break;
769 }
770 }
771 }
772
773 if (ASIC_IS_R300(rdev) || (rdev->family == CHIP_RV280)) {
774 if (tmp & 0xfff00000)
775 tmds_pll_cntl = tmp;
776 else {
777 tmds_pll_cntl &= 0xfff00000;
778 tmds_pll_cntl |= tmp;
779 }
780 } else
781 tmds_pll_cntl = tmp;
782
783 tmds_transmitter_cntl = RREG32(RADEON_TMDS_TRANSMITTER_CNTL) &
784 ~(RADEON_TMDS_TRANSMITTER_PLLRST);
785
786 if (rdev->family == CHIP_R200 ||
787 rdev->family == CHIP_R100 ||
788 ASIC_IS_R300(rdev))
789 tmds_transmitter_cntl &= ~(RADEON_TMDS_TRANSMITTER_PLLEN);
790 else /* RV chips got this bit reversed */
791 tmds_transmitter_cntl |= RADEON_TMDS_TRANSMITTER_PLLEN;
792
793 fp_gen_cntl = (RREG32(RADEON_FP_GEN_CNTL) |
794 (RADEON_FP_CRTC_DONT_SHADOW_VPAR |
795 RADEON_FP_CRTC_DONT_SHADOW_HEND));
796
797 fp_gen_cntl &= ~(RADEON_FP_FPON | RADEON_FP_TMDS_EN);
798
799 fp_gen_cntl &= ~(RADEON_FP_RMX_HVSYNC_CONTROL_EN |
800 RADEON_FP_DFP_SYNC_SEL |
801 RADEON_FP_CRT_SYNC_SEL |
802 RADEON_FP_CRTC_LOCK_8DOT |
803 RADEON_FP_USE_SHADOW_EN |
804 RADEON_FP_CRTC_USE_SHADOW_VEND |
805 RADEON_FP_CRT_SYNC_ALT);
806
807 if (1) /* FIXME rgbBits == 8 */
808 fp_gen_cntl |= RADEON_FP_PANEL_FORMAT; /* 24 bit format */
809 else
810 fp_gen_cntl &= ~RADEON_FP_PANEL_FORMAT;/* 18 bit format */
811
812 if (radeon_crtc->crtc_id == 0) {
813 if (ASIC_IS_R300(rdev) || rdev->family == CHIP_R200) {
814 fp_gen_cntl &= ~R200_FP_SOURCE_SEL_MASK;
815 if (radeon_encoder->rmx_type != RMX_OFF)
816 fp_gen_cntl |= R200_FP_SOURCE_SEL_RMX;
817 else
818 fp_gen_cntl |= R200_FP_SOURCE_SEL_CRTC1;
819 } else
820 fp_gen_cntl &= ~RADEON_FP_SEL_CRTC2;
821 } else {
822 if (ASIC_IS_R300(rdev) || rdev->family == CHIP_R200) {
823 fp_gen_cntl &= ~R200_FP_SOURCE_SEL_MASK;
824 fp_gen_cntl |= R200_FP_SOURCE_SEL_CRTC2;
825 } else
826 fp_gen_cntl |= RADEON_FP_SEL_CRTC2;
827 }
828
829 WREG32(RADEON_TMDS_PLL_CNTL, tmds_pll_cntl);
830 WREG32(RADEON_TMDS_TRANSMITTER_CNTL, tmds_transmitter_cntl);
831 WREG32(RADEON_FP_GEN_CNTL, fp_gen_cntl);
832
833 if (rdev->is_atom_bios)
834 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
835 else
836 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
837}
838
839static const struct drm_encoder_helper_funcs radeon_legacy_tmds_int_helper_funcs = {
840 .dpms = radeon_legacy_tmds_int_dpms,
841 .mode_fixup = radeon_legacy_mode_fixup,
842 .prepare = radeon_legacy_tmds_int_prepare,
843 .mode_set = radeon_legacy_tmds_int_mode_set,
844 .commit = radeon_legacy_tmds_int_commit,
845 .disable = radeon_legacy_encoder_disable,
846};
847
848
849static const struct drm_encoder_funcs radeon_legacy_tmds_int_enc_funcs = {
850 .destroy = radeon_enc_destroy,
851};
852
853static void radeon_legacy_tmds_ext_dpms(struct drm_encoder *encoder, int mode)
854{
855 struct drm_device *dev = encoder->dev;
856 struct radeon_device *rdev = dev->dev_private;
857 uint32_t fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
858 DRM_DEBUG_KMS("\n");
859
860 switch (mode) {
861 case DRM_MODE_DPMS_ON:
862 fp2_gen_cntl &= ~RADEON_FP2_BLANK_EN;
863 fp2_gen_cntl |= (RADEON_FP2_ON | RADEON_FP2_DVO_EN);
864 break;
865 case DRM_MODE_DPMS_STANDBY:
866 case DRM_MODE_DPMS_SUSPEND:
867 case DRM_MODE_DPMS_OFF:
868 fp2_gen_cntl |= RADEON_FP2_BLANK_EN;
869 fp2_gen_cntl &= ~(RADEON_FP2_ON | RADEON_FP2_DVO_EN);
870 break;
871 }
872
873 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
874
875 if (rdev->is_atom_bios)
876 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
877 else
878 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
879
880}
881
882static void radeon_legacy_tmds_ext_prepare(struct drm_encoder *encoder)
883{
884 struct radeon_device *rdev = encoder->dev->dev_private;
885
886 if (rdev->is_atom_bios)
887 radeon_atom_output_lock(encoder, true);
888 else
889 radeon_combios_output_lock(encoder, true);
890 radeon_legacy_tmds_ext_dpms(encoder, DRM_MODE_DPMS_OFF);
891}
892
893static void radeon_legacy_tmds_ext_commit(struct drm_encoder *encoder)
894{
895 struct radeon_device *rdev = encoder->dev->dev_private;
896 radeon_legacy_tmds_ext_dpms(encoder, DRM_MODE_DPMS_ON);
897
898 if (rdev->is_atom_bios)
899 radeon_atom_output_lock(encoder, false);
900 else
901 radeon_combios_output_lock(encoder, false);
902}
903
904static void radeon_legacy_tmds_ext_mode_set(struct drm_encoder *encoder,
905 struct drm_display_mode *mode,
906 struct drm_display_mode *adjusted_mode)
907{
908 struct drm_device *dev = encoder->dev;
909 struct radeon_device *rdev = dev->dev_private;
910 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
911 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
912 uint32_t fp2_gen_cntl;
913
914 DRM_DEBUG_KMS("\n");
915
916 if (rdev->is_atom_bios) {
917 radeon_encoder->pixel_clock = adjusted_mode->clock;
918 atombios_dvo_setup(encoder, ATOM_ENABLE);
919 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
920 } else {
921 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
922
923 if (1) /* FIXME rgbBits == 8 */
924 fp2_gen_cntl |= RADEON_FP2_PANEL_FORMAT; /* 24 bit format, */
925 else
926 fp2_gen_cntl &= ~RADEON_FP2_PANEL_FORMAT;/* 18 bit format, */
927
928 fp2_gen_cntl &= ~(RADEON_FP2_ON |
929 RADEON_FP2_DVO_EN |
930 RADEON_FP2_DVO_RATE_SEL_SDR);
931
932 /* XXX: these are oem specific */
933 if (ASIC_IS_R300(rdev)) {
934 if ((dev->pdev->device == 0x4850) &&
935 (dev->pdev->subsystem_vendor == 0x1028) &&
936 (dev->pdev->subsystem_device == 0x2001)) /* Dell Inspiron 8600 */
937 fp2_gen_cntl |= R300_FP2_DVO_CLOCK_MODE_SINGLE;
938 else
939 fp2_gen_cntl |= RADEON_FP2_PAD_FLOP_EN | R300_FP2_DVO_CLOCK_MODE_SINGLE;
940
941 /*if (mode->clock > 165000)
942 fp2_gen_cntl |= R300_FP2_DVO_DUAL_CHANNEL_EN;*/
943 }
944 if (!radeon_combios_external_tmds_setup(encoder))
945 radeon_external_tmds_setup(encoder);
946 }
947
948 if (radeon_crtc->crtc_id == 0) {
949 if ((rdev->family == CHIP_R200) || ASIC_IS_R300(rdev)) {
950 fp2_gen_cntl &= ~R200_FP2_SOURCE_SEL_MASK;
951 if (radeon_encoder->rmx_type != RMX_OFF)
952 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_RMX;
953 else
954 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_CRTC1;
955 } else
956 fp2_gen_cntl &= ~RADEON_FP2_SRC_SEL_CRTC2;
957 } else {
958 if ((rdev->family == CHIP_R200) || ASIC_IS_R300(rdev)) {
959 fp2_gen_cntl &= ~R200_FP2_SOURCE_SEL_MASK;
960 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_CRTC2;
961 } else
962 fp2_gen_cntl |= RADEON_FP2_SRC_SEL_CRTC2;
963 }
964
965 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
966
967 if (rdev->is_atom_bios)
968 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
969 else
970 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
971}
972
973static void radeon_ext_tmds_enc_destroy(struct drm_encoder *encoder)
974{
975 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
976 struct radeon_encoder_ext_tmds *tmds = radeon_encoder->enc_priv;
977 if (tmds) {
978 if (tmds->i2c_bus)
979 radeon_i2c_destroy(tmds->i2c_bus);
980 }
981 kfree(radeon_encoder->enc_priv);
982 drm_encoder_cleanup(encoder);
983 kfree(radeon_encoder);
984}
985
986static const struct drm_encoder_helper_funcs radeon_legacy_tmds_ext_helper_funcs = {
987 .dpms = radeon_legacy_tmds_ext_dpms,
988 .mode_fixup = radeon_legacy_mode_fixup,
989 .prepare = radeon_legacy_tmds_ext_prepare,
990 .mode_set = radeon_legacy_tmds_ext_mode_set,
991 .commit = radeon_legacy_tmds_ext_commit,
992 .disable = radeon_legacy_encoder_disable,
993};
994
995
996static const struct drm_encoder_funcs radeon_legacy_tmds_ext_enc_funcs = {
997 .destroy = radeon_ext_tmds_enc_destroy,
998};
999
1000static void radeon_legacy_tv_dac_dpms(struct drm_encoder *encoder, int mode)
1001{
1002 struct drm_device *dev = encoder->dev;
1003 struct radeon_device *rdev = dev->dev_private;
1004 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1005 uint32_t fp2_gen_cntl = 0, crtc2_gen_cntl = 0, tv_dac_cntl = 0;
1006 uint32_t tv_master_cntl = 0;
1007 bool is_tv;
1008 DRM_DEBUG_KMS("\n");
1009
1010 is_tv = radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT ? true : false;
1011
1012 if (rdev->family == CHIP_R200)
1013 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
1014 else {
1015 if (is_tv)
1016 tv_master_cntl = RREG32(RADEON_TV_MASTER_CNTL);
1017 else
1018 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1019 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1020 }
1021
1022 switch (mode) {
1023 case DRM_MODE_DPMS_ON:
1024 if (rdev->family == CHIP_R200) {
1025 fp2_gen_cntl |= (RADEON_FP2_ON | RADEON_FP2_DVO_EN);
1026 } else {
1027 if (is_tv)
1028 tv_master_cntl |= RADEON_TV_ON;
1029 else
1030 crtc2_gen_cntl |= RADEON_CRTC2_CRT2_ON;
1031
1032 if (rdev->family == CHIP_R420 ||
1033 rdev->family == CHIP_R423 ||
1034 rdev->family == CHIP_RV410)
1035 tv_dac_cntl &= ~(R420_TV_DAC_RDACPD |
1036 R420_TV_DAC_GDACPD |
1037 R420_TV_DAC_BDACPD |
1038 RADEON_TV_DAC_BGSLEEP);
1039 else
1040 tv_dac_cntl &= ~(RADEON_TV_DAC_RDACPD |
1041 RADEON_TV_DAC_GDACPD |
1042 RADEON_TV_DAC_BDACPD |
1043 RADEON_TV_DAC_BGSLEEP);
1044 }
1045 break;
1046 case DRM_MODE_DPMS_STANDBY:
1047 case DRM_MODE_DPMS_SUSPEND:
1048 case DRM_MODE_DPMS_OFF:
1049 if (rdev->family == CHIP_R200)
1050 fp2_gen_cntl &= ~(RADEON_FP2_ON | RADEON_FP2_DVO_EN);
1051 else {
1052 if (is_tv)
1053 tv_master_cntl &= ~RADEON_TV_ON;
1054 else
1055 crtc2_gen_cntl &= ~RADEON_CRTC2_CRT2_ON;
1056
1057 if (rdev->family == CHIP_R420 ||
1058 rdev->family == CHIP_R423 ||
1059 rdev->family == CHIP_RV410)
1060 tv_dac_cntl |= (R420_TV_DAC_RDACPD |
1061 R420_TV_DAC_GDACPD |
1062 R420_TV_DAC_BDACPD |
1063 RADEON_TV_DAC_BGSLEEP);
1064 else
1065 tv_dac_cntl |= (RADEON_TV_DAC_RDACPD |
1066 RADEON_TV_DAC_GDACPD |
1067 RADEON_TV_DAC_BDACPD |
1068 RADEON_TV_DAC_BGSLEEP);
1069 }
1070 break;
1071 }
1072
1073 if (rdev->family == CHIP_R200) {
1074 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
1075 } else {
1076 if (is_tv)
1077 WREG32(RADEON_TV_MASTER_CNTL, tv_master_cntl);
1078 else
1079 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1080 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1081 }
1082
1083 if (rdev->is_atom_bios)
1084 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
1085 else
1086 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
1087
1088}
1089
1090static void radeon_legacy_tv_dac_prepare(struct drm_encoder *encoder)
1091{
1092 struct radeon_device *rdev = encoder->dev->dev_private;
1093
1094 if (rdev->is_atom_bios)
1095 radeon_atom_output_lock(encoder, true);
1096 else
1097 radeon_combios_output_lock(encoder, true);
1098 radeon_legacy_tv_dac_dpms(encoder, DRM_MODE_DPMS_OFF);
1099}
1100
1101static void radeon_legacy_tv_dac_commit(struct drm_encoder *encoder)
1102{
1103 struct radeon_device *rdev = encoder->dev->dev_private;
1104
1105 radeon_legacy_tv_dac_dpms(encoder, DRM_MODE_DPMS_ON);
1106
1107 if (rdev->is_atom_bios)
1108 radeon_atom_output_lock(encoder, true);
1109 else
1110 radeon_combios_output_lock(encoder, true);
1111}
1112
1113static void radeon_legacy_tv_dac_mode_set(struct drm_encoder *encoder,
1114 struct drm_display_mode *mode,
1115 struct drm_display_mode *adjusted_mode)
1116{
1117 struct drm_device *dev = encoder->dev;
1118 struct radeon_device *rdev = dev->dev_private;
1119 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1120 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1121 struct radeon_encoder_tv_dac *tv_dac = radeon_encoder->enc_priv;
1122 uint32_t tv_dac_cntl, gpiopad_a = 0, dac2_cntl, disp_output_cntl = 0;
1123 uint32_t disp_hw_debug = 0, fp2_gen_cntl = 0, disp_tv_out_cntl = 0;
1124 bool is_tv = false;
1125
1126 DRM_DEBUG_KMS("\n");
1127
1128 is_tv = radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT ? true : false;
1129
1130 if (rdev->family != CHIP_R200) {
1131 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1132 if (rdev->family == CHIP_R420 ||
1133 rdev->family == CHIP_R423 ||
1134 rdev->family == CHIP_RV410) {
1135 tv_dac_cntl &= ~(RADEON_TV_DAC_STD_MASK |
1136 RADEON_TV_DAC_BGADJ_MASK |
1137 R420_TV_DAC_DACADJ_MASK |
1138 R420_TV_DAC_RDACPD |
1139 R420_TV_DAC_GDACPD |
1140 R420_TV_DAC_BDACPD |
1141 R420_TV_DAC_TVENABLE);
1142 } else {
1143 tv_dac_cntl &= ~(RADEON_TV_DAC_STD_MASK |
1144 RADEON_TV_DAC_BGADJ_MASK |
1145 RADEON_TV_DAC_DACADJ_MASK |
1146 RADEON_TV_DAC_RDACPD |
1147 RADEON_TV_DAC_GDACPD |
1148 RADEON_TV_DAC_BDACPD);
1149 }
1150
1151 tv_dac_cntl |= RADEON_TV_DAC_NBLANK | RADEON_TV_DAC_NHOLD;
1152
1153 if (is_tv) {
1154 if (tv_dac->tv_std == TV_STD_NTSC ||
1155 tv_dac->tv_std == TV_STD_NTSC_J ||
1156 tv_dac->tv_std == TV_STD_PAL_M ||
1157 tv_dac->tv_std == TV_STD_PAL_60)
1158 tv_dac_cntl |= tv_dac->ntsc_tvdac_adj;
1159 else
1160 tv_dac_cntl |= tv_dac->pal_tvdac_adj;
1161
1162 if (tv_dac->tv_std == TV_STD_NTSC ||
1163 tv_dac->tv_std == TV_STD_NTSC_J)
1164 tv_dac_cntl |= RADEON_TV_DAC_STD_NTSC;
1165 else
1166 tv_dac_cntl |= RADEON_TV_DAC_STD_PAL;
1167 } else
1168 tv_dac_cntl |= (RADEON_TV_DAC_STD_PS2 |
1169 tv_dac->ps2_tvdac_adj);
1170
1171 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1172 }
1173
1174 if (ASIC_IS_R300(rdev)) {
1175 gpiopad_a = RREG32(RADEON_GPIOPAD_A) | 1;
1176 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL);
1177 } else if (rdev->family != CHIP_R200)
1178 disp_hw_debug = RREG32(RADEON_DISP_HW_DEBUG);
1179 else if (rdev->family == CHIP_R200)
1180 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
1181
1182 if (rdev->family >= CHIP_R200)
1183 disp_tv_out_cntl = RREG32(RADEON_DISP_TV_OUT_CNTL);
1184
1185 if (is_tv) {
1186 uint32_t dac_cntl;
1187
1188 dac_cntl = RREG32(RADEON_DAC_CNTL);
1189 dac_cntl &= ~RADEON_DAC_TVO_EN;
1190 WREG32(RADEON_DAC_CNTL, dac_cntl);
1191
1192 if (ASIC_IS_R300(rdev))
1193 gpiopad_a = RREG32(RADEON_GPIOPAD_A) & ~1;
1194
1195 dac2_cntl = RREG32(RADEON_DAC_CNTL2) & ~RADEON_DAC2_DAC2_CLK_SEL;
1196 if (radeon_crtc->crtc_id == 0) {
1197 if (ASIC_IS_R300(rdev)) {
1198 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1199 disp_output_cntl |= (RADEON_DISP_TVDAC_SOURCE_CRTC |
1200 RADEON_DISP_TV_SOURCE_CRTC);
1201 }
1202 if (rdev->family >= CHIP_R200) {
1203 disp_tv_out_cntl &= ~RADEON_DISP_TV_PATH_SRC_CRTC2;
1204 } else {
1205 disp_hw_debug |= RADEON_CRT2_DISP1_SEL;
1206 }
1207 } else {
1208 if (ASIC_IS_R300(rdev)) {
1209 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1210 disp_output_cntl |= RADEON_DISP_TV_SOURCE_CRTC;
1211 }
1212 if (rdev->family >= CHIP_R200) {
1213 disp_tv_out_cntl |= RADEON_DISP_TV_PATH_SRC_CRTC2;
1214 } else {
1215 disp_hw_debug &= ~RADEON_CRT2_DISP1_SEL;
1216 }
1217 }
1218 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
1219 } else {
1220
1221 dac2_cntl = RREG32(RADEON_DAC_CNTL2) | RADEON_DAC2_DAC2_CLK_SEL;
1222
1223 if (radeon_crtc->crtc_id == 0) {
1224 if (ASIC_IS_R300(rdev)) {
1225 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1226 disp_output_cntl |= RADEON_DISP_TVDAC_SOURCE_CRTC;
1227 } else if (rdev->family == CHIP_R200) {
1228 fp2_gen_cntl &= ~(R200_FP2_SOURCE_SEL_MASK |
1229 RADEON_FP2_DVO_RATE_SEL_SDR);
1230 } else
1231 disp_hw_debug |= RADEON_CRT2_DISP1_SEL;
1232 } else {
1233 if (ASIC_IS_R300(rdev)) {
1234 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1235 disp_output_cntl |= RADEON_DISP_TVDAC_SOURCE_CRTC2;
1236 } else if (rdev->family == CHIP_R200) {
1237 fp2_gen_cntl &= ~(R200_FP2_SOURCE_SEL_MASK |
1238 RADEON_FP2_DVO_RATE_SEL_SDR);
1239 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_CRTC2;
1240 } else
1241 disp_hw_debug &= ~RADEON_CRT2_DISP1_SEL;
1242 }
1243 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
1244 }
1245
1246 if (ASIC_IS_R300(rdev)) {
1247 WREG32_P(RADEON_GPIOPAD_A, gpiopad_a, ~1);
1248 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1249 } else if (rdev->family != CHIP_R200)
1250 WREG32(RADEON_DISP_HW_DEBUG, disp_hw_debug);
1251 else if (rdev->family == CHIP_R200)
1252 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
1253
1254 if (rdev->family >= CHIP_R200)
1255 WREG32(RADEON_DISP_TV_OUT_CNTL, disp_tv_out_cntl);
1256
1257 if (is_tv)
1258 radeon_legacy_tv_mode_set(encoder, mode, adjusted_mode);
1259
1260 if (rdev->is_atom_bios)
1261 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1262 else
1263 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1264
1265}
1266
1267static bool r300_legacy_tv_detect(struct drm_encoder *encoder,
1268 struct drm_connector *connector)
1269{
1270 struct drm_device *dev = encoder->dev;
1271 struct radeon_device *rdev = dev->dev_private;
1272 uint32_t crtc2_gen_cntl, tv_dac_cntl, dac_cntl2, dac_ext_cntl;
1273 uint32_t disp_output_cntl, gpiopad_a, tmp;
1274 bool found = false;
1275
1276 /* save regs needed */
1277 gpiopad_a = RREG32(RADEON_GPIOPAD_A);
1278 dac_cntl2 = RREG32(RADEON_DAC_CNTL2);
1279 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1280 dac_ext_cntl = RREG32(RADEON_DAC_EXT_CNTL);
1281 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1282 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL);
1283
1284 WREG32_P(RADEON_GPIOPAD_A, 0, ~1);
1285
1286 WREG32(RADEON_DAC_CNTL2, RADEON_DAC2_DAC2_CLK_SEL);
1287
1288 WREG32(RADEON_CRTC2_GEN_CNTL,
1289 RADEON_CRTC2_CRT2_ON | RADEON_CRTC2_VSYNC_TRISTAT);
1290
1291 tmp = disp_output_cntl & ~RADEON_DISP_TVDAC_SOURCE_MASK;
1292 tmp |= RADEON_DISP_TVDAC_SOURCE_CRTC2;
1293 WREG32(RADEON_DISP_OUTPUT_CNTL, tmp);
1294
1295 WREG32(RADEON_DAC_EXT_CNTL,
1296 RADEON_DAC2_FORCE_BLANK_OFF_EN |
1297 RADEON_DAC2_FORCE_DATA_EN |
1298 RADEON_DAC_FORCE_DATA_SEL_RGB |
1299 (0xec << RADEON_DAC_FORCE_DATA_SHIFT));
1300
1301 WREG32(RADEON_TV_DAC_CNTL,
1302 RADEON_TV_DAC_STD_NTSC |
1303 (8 << RADEON_TV_DAC_BGADJ_SHIFT) |
1304 (6 << RADEON_TV_DAC_DACADJ_SHIFT));
1305
1306 RREG32(RADEON_TV_DAC_CNTL);
1307 mdelay(4);
1308
1309 WREG32(RADEON_TV_DAC_CNTL,
1310 RADEON_TV_DAC_NBLANK |
1311 RADEON_TV_DAC_NHOLD |
1312 RADEON_TV_MONITOR_DETECT_EN |
1313 RADEON_TV_DAC_STD_NTSC |
1314 (8 << RADEON_TV_DAC_BGADJ_SHIFT) |
1315 (6 << RADEON_TV_DAC_DACADJ_SHIFT));
1316
1317 RREG32(RADEON_TV_DAC_CNTL);
1318 mdelay(6);
1319
1320 tmp = RREG32(RADEON_TV_DAC_CNTL);
1321 if ((tmp & RADEON_TV_DAC_GDACDET) != 0) {
1322 found = true;
1323 DRM_DEBUG_KMS("S-video TV connection detected\n");
1324 } else if ((tmp & RADEON_TV_DAC_BDACDET) != 0) {
1325 found = true;
1326 DRM_DEBUG_KMS("Composite TV connection detected\n");
1327 }
1328
1329 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1330 WREG32(RADEON_DAC_EXT_CNTL, dac_ext_cntl);
1331 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1332 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1333 WREG32(RADEON_DAC_CNTL2, dac_cntl2);
1334 WREG32_P(RADEON_GPIOPAD_A, gpiopad_a, ~1);
1335 return found;
1336}
1337
1338static bool radeon_legacy_tv_detect(struct drm_encoder *encoder,
1339 struct drm_connector *connector)
1340{
1341 struct drm_device *dev = encoder->dev;
1342 struct radeon_device *rdev = dev->dev_private;
1343 uint32_t tv_dac_cntl, dac_cntl2;
1344 uint32_t config_cntl, tv_pre_dac_mux_cntl, tv_master_cntl, tmp;
1345 bool found = false;
1346
1347 if (ASIC_IS_R300(rdev))
1348 return r300_legacy_tv_detect(encoder, connector);
1349
1350 dac_cntl2 = RREG32(RADEON_DAC_CNTL2);
1351 tv_master_cntl = RREG32(RADEON_TV_MASTER_CNTL);
1352 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1353 config_cntl = RREG32(RADEON_CONFIG_CNTL);
1354 tv_pre_dac_mux_cntl = RREG32(RADEON_TV_PRE_DAC_MUX_CNTL);
1355
1356 tmp = dac_cntl2 & ~RADEON_DAC2_DAC2_CLK_SEL;
1357 WREG32(RADEON_DAC_CNTL2, tmp);
1358
1359 tmp = tv_master_cntl | RADEON_TV_ON;
1360 tmp &= ~(RADEON_TV_ASYNC_RST |
1361 RADEON_RESTART_PHASE_FIX |
1362 RADEON_CRT_FIFO_CE_EN |
1363 RADEON_TV_FIFO_CE_EN |
1364 RADEON_RE_SYNC_NOW_SEL_MASK);
1365 tmp |= RADEON_TV_FIFO_ASYNC_RST | RADEON_CRT_ASYNC_RST;
1366 WREG32(RADEON_TV_MASTER_CNTL, tmp);
1367
1368 tmp = RADEON_TV_DAC_NBLANK | RADEON_TV_DAC_NHOLD |
1369 RADEON_TV_MONITOR_DETECT_EN | RADEON_TV_DAC_STD_NTSC |
1370 (8 << RADEON_TV_DAC_BGADJ_SHIFT);
1371
1372 if (config_cntl & RADEON_CFG_ATI_REV_ID_MASK)
1373 tmp |= (4 << RADEON_TV_DAC_DACADJ_SHIFT);
1374 else
1375 tmp |= (8 << RADEON_TV_DAC_DACADJ_SHIFT);
1376 WREG32(RADEON_TV_DAC_CNTL, tmp);
1377
1378 tmp = RADEON_C_GRN_EN | RADEON_CMP_BLU_EN |
1379 RADEON_RED_MX_FORCE_DAC_DATA |
1380 RADEON_GRN_MX_FORCE_DAC_DATA |
1381 RADEON_BLU_MX_FORCE_DAC_DATA |
1382 (0x109 << RADEON_TV_FORCE_DAC_DATA_SHIFT);
1383 WREG32(RADEON_TV_PRE_DAC_MUX_CNTL, tmp);
1384
1385 mdelay(3);
1386 tmp = RREG32(RADEON_TV_DAC_CNTL);
1387 if (tmp & RADEON_TV_DAC_GDACDET) {
1388 found = true;
1389 DRM_DEBUG_KMS("S-video TV connection detected\n");
1390 } else if ((tmp & RADEON_TV_DAC_BDACDET) != 0) {
1391 found = true;
1392 DRM_DEBUG_KMS("Composite TV connection detected\n");
1393 }
1394
1395 WREG32(RADEON_TV_PRE_DAC_MUX_CNTL, tv_pre_dac_mux_cntl);
1396 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1397 WREG32(RADEON_TV_MASTER_CNTL, tv_master_cntl);
1398 WREG32(RADEON_DAC_CNTL2, dac_cntl2);
1399 return found;
1400}
1401
1402static enum drm_connector_status radeon_legacy_tv_dac_detect(struct drm_encoder *encoder,
1403 struct drm_connector *connector)
1404{
1405 struct drm_device *dev = encoder->dev;
1406 struct radeon_device *rdev = dev->dev_private;
1407 uint32_t crtc2_gen_cntl, tv_dac_cntl, dac_cntl2, dac_ext_cntl;
1408 uint32_t disp_hw_debug, disp_output_cntl, gpiopad_a, pixclks_cntl, tmp;
1409 enum drm_connector_status found = connector_status_disconnected;
1410 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1411 struct radeon_encoder_tv_dac *tv_dac = radeon_encoder->enc_priv;
1412 bool color = true;
1413 struct drm_crtc *crtc;
1414
1415 /* find out if crtc2 is in use or if this encoder is using it */
1416 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
1417 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1418 if ((radeon_crtc->crtc_id == 1) && crtc->enabled) {
1419 if (encoder->crtc != crtc) {
1420 return connector_status_disconnected;
1421 }
1422 }
1423 }
1424
1425 if (connector->connector_type == DRM_MODE_CONNECTOR_SVIDEO ||
1426 connector->connector_type == DRM_MODE_CONNECTOR_Composite ||
1427 connector->connector_type == DRM_MODE_CONNECTOR_9PinDIN) {
1428 bool tv_detect;
1429
1430 if (radeon_encoder->active_device && !(radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT))
1431 return connector_status_disconnected;
1432
1433 tv_detect = radeon_legacy_tv_detect(encoder, connector);
1434 if (tv_detect && tv_dac)
1435 found = connector_status_connected;
1436 return found;
1437 }
1438
1439 /* don't probe if the encoder is being used for something else not CRT related */
1440 if (radeon_encoder->active_device && !(radeon_encoder->active_device & ATOM_DEVICE_CRT_SUPPORT)) {
1441 DRM_INFO("not detecting due to %08x\n", radeon_encoder->active_device);
1442 return connector_status_disconnected;
1443 }
1444
1445 /* save the regs we need */
1446 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL);
1447 gpiopad_a = ASIC_IS_R300(rdev) ? RREG32(RADEON_GPIOPAD_A) : 0;
1448 disp_output_cntl = ASIC_IS_R300(rdev) ? RREG32(RADEON_DISP_OUTPUT_CNTL) : 0;
1449 disp_hw_debug = ASIC_IS_R300(rdev) ? 0 : RREG32(RADEON_DISP_HW_DEBUG);
1450 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1451 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1452 dac_ext_cntl = RREG32(RADEON_DAC_EXT_CNTL);
1453 dac_cntl2 = RREG32(RADEON_DAC_CNTL2);
1454
1455 tmp = pixclks_cntl & ~(RADEON_PIX2CLK_ALWAYS_ONb
1456 | RADEON_PIX2CLK_DAC_ALWAYS_ONb);
1457 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);
1458
1459 if (ASIC_IS_R300(rdev))
1460 WREG32_P(RADEON_GPIOPAD_A, 1, ~1);
1461
1462 tmp = crtc2_gen_cntl & ~RADEON_CRTC2_PIX_WIDTH_MASK;
1463 tmp |= RADEON_CRTC2_CRT2_ON |
1464 (2 << RADEON_CRTC2_PIX_WIDTH_SHIFT);
1465
1466 WREG32(RADEON_CRTC2_GEN_CNTL, tmp);
1467
1468 if (ASIC_IS_R300(rdev)) {
1469 tmp = disp_output_cntl & ~RADEON_DISP_TVDAC_SOURCE_MASK;
1470 tmp |= RADEON_DISP_TVDAC_SOURCE_CRTC2;
1471 WREG32(RADEON_DISP_OUTPUT_CNTL, tmp);
1472 } else {
1473 tmp = disp_hw_debug & ~RADEON_CRT2_DISP1_SEL;
1474 WREG32(RADEON_DISP_HW_DEBUG, tmp);
1475 }
1476
1477 tmp = RADEON_TV_DAC_NBLANK |
1478 RADEON_TV_DAC_NHOLD |
1479 RADEON_TV_MONITOR_DETECT_EN |
1480 RADEON_TV_DAC_STD_PS2;
1481
1482 WREG32(RADEON_TV_DAC_CNTL, tmp);
1483
1484 tmp = RADEON_DAC2_FORCE_BLANK_OFF_EN |
1485 RADEON_DAC2_FORCE_DATA_EN;
1486
1487 if (color)
1488 tmp |= RADEON_DAC_FORCE_DATA_SEL_RGB;
1489 else
1490 tmp |= RADEON_DAC_FORCE_DATA_SEL_G;
1491
1492 if (ASIC_IS_R300(rdev))
1493 tmp |= (0x1b6 << RADEON_DAC_FORCE_DATA_SHIFT);
1494 else
1495 tmp |= (0x180 << RADEON_DAC_FORCE_DATA_SHIFT);
1496
1497 WREG32(RADEON_DAC_EXT_CNTL, tmp);
1498
1499 tmp = dac_cntl2 | RADEON_DAC2_DAC2_CLK_SEL | RADEON_DAC2_CMP_EN;
1500 WREG32(RADEON_DAC_CNTL2, tmp);
1501
1502 udelay(10000);
1503
1504 if (ASIC_IS_R300(rdev)) {
1505 if (RREG32(RADEON_DAC_CNTL2) & RADEON_DAC2_CMP_OUT_B)
1506 found = connector_status_connected;
1507 } else {
1508 if (RREG32(RADEON_DAC_CNTL2) & RADEON_DAC2_CMP_OUTPUT)
1509 found = connector_status_connected;
1510 }
1511
1512 /* restore regs we used */
1513 WREG32(RADEON_DAC_CNTL2, dac_cntl2);
1514 WREG32(RADEON_DAC_EXT_CNTL, dac_ext_cntl);
1515 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1516 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1517
1518 if (ASIC_IS_R300(rdev)) {
1519 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1520 WREG32_P(RADEON_GPIOPAD_A, gpiopad_a, ~1);
1521 } else {
1522 WREG32(RADEON_DISP_HW_DEBUG, disp_hw_debug);
1523 }
1524 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);
1525
1526 return found;
1527
1528}
1529
1530static const struct drm_encoder_helper_funcs radeon_legacy_tv_dac_helper_funcs = {
1531 .dpms = radeon_legacy_tv_dac_dpms,
1532 .mode_fixup = radeon_legacy_mode_fixup,
1533 .prepare = radeon_legacy_tv_dac_prepare,
1534 .mode_set = radeon_legacy_tv_dac_mode_set,
1535 .commit = radeon_legacy_tv_dac_commit,
1536 .detect = radeon_legacy_tv_dac_detect,
1537 .disable = radeon_legacy_encoder_disable,
1538};
1539
1540
1541static const struct drm_encoder_funcs radeon_legacy_tv_dac_enc_funcs = {
1542 .destroy = radeon_enc_destroy,
1543};
1544
1545
1546static struct radeon_encoder_int_tmds *radeon_legacy_get_tmds_info(struct radeon_encoder *encoder)
1547{
1548 struct drm_device *dev = encoder->base.dev;
1549 struct radeon_device *rdev = dev->dev_private;
1550 struct radeon_encoder_int_tmds *tmds = NULL;
1551 bool ret;
1552
1553 tmds = kzalloc(sizeof(struct radeon_encoder_int_tmds), GFP_KERNEL);
1554
1555 if (!tmds)
1556 return NULL;
1557
1558 if (rdev->is_atom_bios)
1559 ret = radeon_atombios_get_tmds_info(encoder, tmds);
1560 else
1561 ret = radeon_legacy_get_tmds_info_from_combios(encoder, tmds);
1562
1563 if (ret == false)
1564 radeon_legacy_get_tmds_info_from_table(encoder, tmds);
1565
1566 return tmds;
1567}
1568
1569static struct radeon_encoder_ext_tmds *radeon_legacy_get_ext_tmds_info(struct radeon_encoder *encoder)
1570{
1571 struct drm_device *dev = encoder->base.dev;
1572 struct radeon_device *rdev = dev->dev_private;
1573 struct radeon_encoder_ext_tmds *tmds = NULL;
1574 bool ret;
1575
1576 if (rdev->is_atom_bios)
1577 return NULL;
1578
1579 tmds = kzalloc(sizeof(struct radeon_encoder_ext_tmds), GFP_KERNEL);
1580
1581 if (!tmds)
1582 return NULL;
1583
1584 ret = radeon_legacy_get_ext_tmds_info_from_combios(encoder, tmds);
1585
1586 if (ret == false)
1587 radeon_legacy_get_ext_tmds_info_from_table(encoder, tmds);
1588
1589 return tmds;
1590}
1591
1592void
1593radeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_enum, uint32_t supported_device)
1594{
1595 struct radeon_device *rdev = dev->dev_private;
1596 struct drm_encoder *encoder;
1597 struct radeon_encoder *radeon_encoder;
1598
1599 /* see if we already added it */
1600 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1601 radeon_encoder = to_radeon_encoder(encoder);
1602 if (radeon_encoder->encoder_enum == encoder_enum) {
1603 radeon_encoder->devices |= supported_device;
1604 return;
1605 }
1606
1607 }
1608
1609 /* add a new one */
1610 radeon_encoder = kzalloc(sizeof(struct radeon_encoder), GFP_KERNEL);
1611 if (!radeon_encoder)
1612 return;
1613
1614 encoder = &radeon_encoder->base;
1615 if (rdev->flags & RADEON_SINGLE_CRTC)
1616 encoder->possible_crtcs = 0x1;
1617 else
1618 encoder->possible_crtcs = 0x3;
1619
1620 radeon_encoder->enc_priv = NULL;
1621
1622 radeon_encoder->encoder_enum = encoder_enum;
1623 radeon_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
1624 radeon_encoder->devices = supported_device;
1625 radeon_encoder->rmx_type = RMX_OFF;
1626
1627 switch (radeon_encoder->encoder_id) {
1628 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1629 encoder->possible_crtcs = 0x1;
1630 drm_encoder_init(dev, encoder, &radeon_legacy_lvds_enc_funcs, DRM_MODE_ENCODER_LVDS);
1631 drm_encoder_helper_add(encoder, &radeon_legacy_lvds_helper_funcs);
1632 if (rdev->is_atom_bios)
1633 radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder);
1634 else
1635 radeon_encoder->enc_priv = radeon_combios_get_lvds_info(radeon_encoder);
1636 radeon_encoder->rmx_type = RMX_FULL;
1637 break;
1638 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1639 drm_encoder_init(dev, encoder, &radeon_legacy_tmds_int_enc_funcs, DRM_MODE_ENCODER_TMDS);
1640 drm_encoder_helper_add(encoder, &radeon_legacy_tmds_int_helper_funcs);
1641 radeon_encoder->enc_priv = radeon_legacy_get_tmds_info(radeon_encoder);
1642 break;
1643 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1644 drm_encoder_init(dev, encoder, &radeon_legacy_primary_dac_enc_funcs, DRM_MODE_ENCODER_DAC);
1645 drm_encoder_helper_add(encoder, &radeon_legacy_primary_dac_helper_funcs);
1646 if (rdev->is_atom_bios)
1647 radeon_encoder->enc_priv = radeon_atombios_get_primary_dac_info(radeon_encoder);
1648 else
1649 radeon_encoder->enc_priv = radeon_combios_get_primary_dac_info(radeon_encoder);
1650 break;
1651 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1652 drm_encoder_init(dev, encoder, &radeon_legacy_tv_dac_enc_funcs, DRM_MODE_ENCODER_TVDAC);
1653 drm_encoder_helper_add(encoder, &radeon_legacy_tv_dac_helper_funcs);
1654 if (rdev->is_atom_bios)
1655 radeon_encoder->enc_priv = radeon_atombios_get_tv_dac_info(radeon_encoder);
1656 else
1657 radeon_encoder->enc_priv = radeon_combios_get_tv_dac_info(radeon_encoder);
1658 break;
1659 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1660 drm_encoder_init(dev, encoder, &radeon_legacy_tmds_ext_enc_funcs, DRM_MODE_ENCODER_TMDS);
1661 drm_encoder_helper_add(encoder, &radeon_legacy_tmds_ext_helper_funcs);
1662 if (!rdev->is_atom_bios)
1663 radeon_encoder->enc_priv = radeon_legacy_get_ext_tmds_info(radeon_encoder);
1664 break;
1665 }
1666}
1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26
27#include <linux/backlight.h>
28#include <linux/pci.h>
29
30#include <drm/drm_device.h>
31#include <drm/drm_file.h>
32#include <drm/drm_modeset_helper_vtables.h>
33#include <drm/drm_util.h>
34#include <drm/radeon_drm.h>
35
36#include <acpi/video.h>
37
38#include "radeon.h"
39#include "radeon_asic.h"
40#include "radeon_legacy_encoders.h"
41#include "atom.h"
42#ifdef CONFIG_PMAC_BACKLIGHT
43#include <asm/backlight.h>
44#endif
45
46static void radeon_legacy_encoder_disable(struct drm_encoder *encoder)
47{
48 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
49 const struct drm_encoder_helper_funcs *encoder_funcs;
50
51 encoder_funcs = encoder->helper_private;
52 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF);
53 radeon_encoder->active_device = 0;
54}
55
56static void radeon_legacy_lvds_update(struct drm_encoder *encoder, int mode)
57{
58 struct drm_device *dev = encoder->dev;
59 struct radeon_device *rdev = dev->dev_private;
60 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
61 uint32_t lvds_gen_cntl, lvds_pll_cntl, pixclks_cntl, disp_pwr_man;
62 int panel_pwr_delay = 2000;
63 bool is_mac = false;
64 uint8_t backlight_level;
65 DRM_DEBUG_KMS("\n");
66
67 lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
68 backlight_level = (lvds_gen_cntl >> RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
69
70 if (radeon_encoder->enc_priv) {
71 if (rdev->is_atom_bios) {
72 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
73 panel_pwr_delay = lvds->panel_pwr_delay;
74 if (lvds->bl_dev)
75 backlight_level = lvds->backlight_level;
76 } else {
77 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
78 panel_pwr_delay = lvds->panel_pwr_delay;
79 if (lvds->bl_dev)
80 backlight_level = lvds->backlight_level;
81 }
82 }
83
84 /* macs (and possibly some x86 oem systems?) wire up LVDS strangely
85 * Taken from radeonfb.
86 */
87 if ((rdev->mode_info.connector_table == CT_IBOOK) ||
88 (rdev->mode_info.connector_table == CT_POWERBOOK_EXTERNAL) ||
89 (rdev->mode_info.connector_table == CT_POWERBOOK_INTERNAL) ||
90 (rdev->mode_info.connector_table == CT_POWERBOOK_VGA))
91 is_mac = true;
92
93 switch (mode) {
94 case DRM_MODE_DPMS_ON:
95 disp_pwr_man = RREG32(RADEON_DISP_PWR_MAN);
96 disp_pwr_man |= RADEON_AUTO_PWRUP_EN;
97 WREG32(RADEON_DISP_PWR_MAN, disp_pwr_man);
98 lvds_pll_cntl = RREG32(RADEON_LVDS_PLL_CNTL);
99 lvds_pll_cntl |= RADEON_LVDS_PLL_EN;
100 WREG32(RADEON_LVDS_PLL_CNTL, lvds_pll_cntl);
101 mdelay(1);
102
103 lvds_pll_cntl = RREG32(RADEON_LVDS_PLL_CNTL);
104 lvds_pll_cntl &= ~RADEON_LVDS_PLL_RESET;
105 WREG32(RADEON_LVDS_PLL_CNTL, lvds_pll_cntl);
106
107 lvds_gen_cntl &= ~(RADEON_LVDS_DISPLAY_DIS |
108 RADEON_LVDS_BL_MOD_LEVEL_MASK);
109 lvds_gen_cntl |= (RADEON_LVDS_ON | RADEON_LVDS_EN |
110 RADEON_LVDS_DIGON | RADEON_LVDS_BLON |
111 (backlight_level << RADEON_LVDS_BL_MOD_LEVEL_SHIFT));
112 if (is_mac)
113 lvds_gen_cntl |= RADEON_LVDS_BL_MOD_EN;
114 mdelay(panel_pwr_delay);
115 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
116 break;
117 case DRM_MODE_DPMS_STANDBY:
118 case DRM_MODE_DPMS_SUSPEND:
119 case DRM_MODE_DPMS_OFF:
120 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL);
121 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb);
122 lvds_gen_cntl |= RADEON_LVDS_DISPLAY_DIS;
123 if (is_mac) {
124 lvds_gen_cntl &= ~RADEON_LVDS_BL_MOD_EN;
125 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
126 lvds_gen_cntl &= ~(RADEON_LVDS_ON | RADEON_LVDS_EN);
127 } else {
128 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
129 lvds_gen_cntl &= ~(RADEON_LVDS_ON | RADEON_LVDS_BLON | RADEON_LVDS_EN | RADEON_LVDS_DIGON);
130 }
131 mdelay(panel_pwr_delay);
132 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
133 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);
134 mdelay(panel_pwr_delay);
135 break;
136 }
137
138 if (rdev->is_atom_bios)
139 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
140 else
141 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
142
143}
144
145static void radeon_legacy_lvds_dpms(struct drm_encoder *encoder, int mode)
146{
147 struct radeon_device *rdev = encoder->dev->dev_private;
148 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
149 DRM_DEBUG("\n");
150
151 if (radeon_encoder->enc_priv) {
152 if (rdev->is_atom_bios) {
153 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
154 lvds->dpms_mode = mode;
155 } else {
156 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
157 lvds->dpms_mode = mode;
158 }
159 }
160
161 radeon_legacy_lvds_update(encoder, mode);
162}
163
164static void radeon_legacy_lvds_prepare(struct drm_encoder *encoder)
165{
166 struct radeon_device *rdev = encoder->dev->dev_private;
167
168 if (rdev->is_atom_bios)
169 radeon_atom_output_lock(encoder, true);
170 else
171 radeon_combios_output_lock(encoder, true);
172 radeon_legacy_lvds_dpms(encoder, DRM_MODE_DPMS_OFF);
173}
174
175static void radeon_legacy_lvds_commit(struct drm_encoder *encoder)
176{
177 struct radeon_device *rdev = encoder->dev->dev_private;
178
179 radeon_legacy_lvds_dpms(encoder, DRM_MODE_DPMS_ON);
180 if (rdev->is_atom_bios)
181 radeon_atom_output_lock(encoder, false);
182 else
183 radeon_combios_output_lock(encoder, false);
184}
185
186static void radeon_legacy_lvds_mode_set(struct drm_encoder *encoder,
187 struct drm_display_mode *mode,
188 struct drm_display_mode *adjusted_mode)
189{
190 struct drm_device *dev = encoder->dev;
191 struct radeon_device *rdev = dev->dev_private;
192 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
193 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
194 uint32_t lvds_pll_cntl, lvds_gen_cntl, lvds_ss_gen_cntl;
195
196 DRM_DEBUG_KMS("\n");
197
198 lvds_pll_cntl = RREG32(RADEON_LVDS_PLL_CNTL);
199 lvds_pll_cntl &= ~RADEON_LVDS_PLL_EN;
200
201 lvds_ss_gen_cntl = RREG32(RADEON_LVDS_SS_GEN_CNTL);
202 if (rdev->is_atom_bios) {
203 /* LVDS_GEN_CNTL parameters are computed in LVDSEncoderControl
204 * need to call that on resume to set up the reg properly.
205 */
206 radeon_encoder->pixel_clock = adjusted_mode->clock;
207 atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_ENABLE);
208 lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
209 } else {
210 struct radeon_encoder_lvds *lvds = (struct radeon_encoder_lvds *)radeon_encoder->enc_priv;
211 if (lvds) {
212 DRM_DEBUG_KMS("bios LVDS_GEN_CNTL: 0x%x\n", lvds->lvds_gen_cntl);
213 lvds_gen_cntl = lvds->lvds_gen_cntl;
214 lvds_ss_gen_cntl &= ~((0xf << RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) |
215 (0xf << RADEON_LVDS_PWRSEQ_DELAY2_SHIFT));
216 lvds_ss_gen_cntl |= ((lvds->panel_digon_delay << RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) |
217 (lvds->panel_blon_delay << RADEON_LVDS_PWRSEQ_DELAY2_SHIFT));
218 } else
219 lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
220 }
221 lvds_gen_cntl |= RADEON_LVDS_DISPLAY_DIS;
222 lvds_gen_cntl &= ~(RADEON_LVDS_ON |
223 RADEON_LVDS_BLON |
224 RADEON_LVDS_EN |
225 RADEON_LVDS_RST_FM);
226
227 if (ASIC_IS_R300(rdev))
228 lvds_pll_cntl &= ~(R300_LVDS_SRC_SEL_MASK);
229
230 if (radeon_crtc->crtc_id == 0) {
231 if (ASIC_IS_R300(rdev)) {
232 if (radeon_encoder->rmx_type != RMX_OFF)
233 lvds_pll_cntl |= R300_LVDS_SRC_SEL_RMX;
234 } else
235 lvds_gen_cntl &= ~RADEON_LVDS_SEL_CRTC2;
236 } else {
237 if (ASIC_IS_R300(rdev))
238 lvds_pll_cntl |= R300_LVDS_SRC_SEL_CRTC2;
239 else
240 lvds_gen_cntl |= RADEON_LVDS_SEL_CRTC2;
241 }
242
243 WREG32(RADEON_LVDS_GEN_CNTL, lvds_gen_cntl);
244 WREG32(RADEON_LVDS_PLL_CNTL, lvds_pll_cntl);
245 WREG32(RADEON_LVDS_SS_GEN_CNTL, lvds_ss_gen_cntl);
246
247 if (rdev->family == CHIP_RV410)
248 WREG32(RADEON_CLOCK_CNTL_INDEX, 0);
249
250 if (rdev->is_atom_bios)
251 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
252 else
253 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
254}
255
256static bool radeon_legacy_mode_fixup(struct drm_encoder *encoder,
257 const struct drm_display_mode *mode,
258 struct drm_display_mode *adjusted_mode)
259{
260 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
261
262 /* set the active encoder to connector routing */
263 radeon_encoder_set_active_device(encoder);
264 drm_mode_set_crtcinfo(adjusted_mode, 0);
265
266 /* get the native mode for LVDS */
267 if (radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT))
268 radeon_panel_mode_fixup(encoder, adjusted_mode);
269
270 return true;
271}
272
273static const struct drm_encoder_helper_funcs radeon_legacy_lvds_helper_funcs = {
274 .dpms = radeon_legacy_lvds_dpms,
275 .mode_fixup = radeon_legacy_mode_fixup,
276 .prepare = radeon_legacy_lvds_prepare,
277 .mode_set = radeon_legacy_lvds_mode_set,
278 .commit = radeon_legacy_lvds_commit,
279 .disable = radeon_legacy_encoder_disable,
280};
281
282u8
283radeon_legacy_get_backlight_level(struct radeon_encoder *radeon_encoder)
284{
285 struct drm_device *dev = radeon_encoder->base.dev;
286 struct radeon_device *rdev = dev->dev_private;
287 u8 backlight_level;
288
289 backlight_level = (RREG32(RADEON_LVDS_GEN_CNTL) >>
290 RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
291
292 return backlight_level;
293}
294
295void
296radeon_legacy_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level)
297{
298 struct drm_device *dev = radeon_encoder->base.dev;
299 struct radeon_device *rdev = dev->dev_private;
300 int dpms_mode = DRM_MODE_DPMS_ON;
301
302 if (radeon_encoder->enc_priv) {
303 if (rdev->is_atom_bios) {
304 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
305 if (lvds->backlight_level > 0)
306 dpms_mode = lvds->dpms_mode;
307 else
308 dpms_mode = DRM_MODE_DPMS_OFF;
309 lvds->backlight_level = level;
310 } else {
311 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
312 if (lvds->backlight_level > 0)
313 dpms_mode = lvds->dpms_mode;
314 else
315 dpms_mode = DRM_MODE_DPMS_OFF;
316 lvds->backlight_level = level;
317 }
318 }
319
320 radeon_legacy_lvds_update(&radeon_encoder->base, dpms_mode);
321}
322
323static uint8_t radeon_legacy_lvds_level(struct backlight_device *bd)
324{
325 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
326 uint8_t level;
327
328 /* Convert brightness to hardware level */
329 if (bd->props.brightness < 0)
330 level = 0;
331 else if (bd->props.brightness > RADEON_MAX_BL_LEVEL)
332 level = RADEON_MAX_BL_LEVEL;
333 else
334 level = bd->props.brightness;
335
336 if (pdata->negative)
337 level = RADEON_MAX_BL_LEVEL - level;
338
339 return level;
340}
341
342static int radeon_legacy_backlight_update_status(struct backlight_device *bd)
343{
344 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
345 struct radeon_encoder *radeon_encoder = pdata->encoder;
346
347 radeon_legacy_set_backlight_level(radeon_encoder,
348 radeon_legacy_lvds_level(bd));
349
350 return 0;
351}
352
353static int radeon_legacy_backlight_get_brightness(struct backlight_device *bd)
354{
355 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
356 struct radeon_encoder *radeon_encoder = pdata->encoder;
357 struct drm_device *dev = radeon_encoder->base.dev;
358 struct radeon_device *rdev = dev->dev_private;
359 uint8_t backlight_level;
360
361 backlight_level = (RREG32(RADEON_LVDS_GEN_CNTL) >>
362 RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
363
364 return pdata->negative ? RADEON_MAX_BL_LEVEL - backlight_level : backlight_level;
365}
366
367static const struct backlight_ops radeon_backlight_ops = {
368 .get_brightness = radeon_legacy_backlight_get_brightness,
369 .update_status = radeon_legacy_backlight_update_status,
370};
371
372void radeon_legacy_backlight_init(struct radeon_encoder *radeon_encoder,
373 struct drm_connector *drm_connector)
374{
375 struct drm_device *dev = radeon_encoder->base.dev;
376 struct radeon_device *rdev = dev->dev_private;
377 struct backlight_device *bd;
378 struct backlight_properties props;
379 struct radeon_backlight_privdata *pdata;
380 uint8_t backlight_level;
381 char bl_name[16];
382
383 if (!radeon_encoder->enc_priv)
384 return;
385
386#ifdef CONFIG_PMAC_BACKLIGHT
387 if (!pmac_has_backlight_type("ati") &&
388 !pmac_has_backlight_type("mnca"))
389 return;
390#endif
391
392 if (!acpi_video_backlight_use_native()) {
393 drm_info(dev, "Skipping radeon legacy LVDS backlight registration\n");
394 return;
395 }
396
397 pdata = kmalloc(sizeof(struct radeon_backlight_privdata), GFP_KERNEL);
398 if (!pdata) {
399 DRM_ERROR("Memory allocation failed\n");
400 goto error;
401 }
402
403 memset(&props, 0, sizeof(props));
404 props.max_brightness = RADEON_MAX_BL_LEVEL;
405 props.type = BACKLIGHT_RAW;
406 snprintf(bl_name, sizeof(bl_name),
407 "radeon_bl%d", dev->primary->index);
408 bd = backlight_device_register(bl_name, drm_connector->kdev,
409 pdata, &radeon_backlight_ops, &props);
410 if (IS_ERR(bd)) {
411 DRM_ERROR("Backlight registration failed\n");
412 goto error;
413 }
414
415 pdata->encoder = radeon_encoder;
416
417 backlight_level = (RREG32(RADEON_LVDS_GEN_CNTL) >>
418 RADEON_LVDS_BL_MOD_LEVEL_SHIFT) & 0xff;
419
420 /* First, try to detect backlight level sense based on the assumption
421 * that firmware set it up at full brightness
422 */
423 if (backlight_level == 0)
424 pdata->negative = true;
425 else if (backlight_level == 0xff)
426 pdata->negative = false;
427 else {
428 /* XXX hack... maybe some day we can figure out in what direction
429 * backlight should work on a given panel?
430 */
431 pdata->negative = (rdev->family != CHIP_RV200 &&
432 rdev->family != CHIP_RV250 &&
433 rdev->family != CHIP_RV280 &&
434 rdev->family != CHIP_RV350);
435
436#ifdef CONFIG_PMAC_BACKLIGHT
437 pdata->negative = (pdata->negative ||
438 of_machine_is_compatible("PowerBook4,3") ||
439 of_machine_is_compatible("PowerBook6,3") ||
440 of_machine_is_compatible("PowerBook6,5"));
441#endif
442 }
443
444 if (rdev->is_atom_bios) {
445 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
446 lvds->bl_dev = bd;
447 } else {
448 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
449 lvds->bl_dev = bd;
450 }
451
452 bd->props.brightness = radeon_legacy_backlight_get_brightness(bd);
453 bd->props.power = FB_BLANK_UNBLANK;
454 backlight_update_status(bd);
455
456 DRM_INFO("radeon legacy LVDS backlight initialized\n");
457 rdev->mode_info.bl_encoder = radeon_encoder;
458
459 return;
460
461error:
462 kfree(pdata);
463 return;
464}
465
466static void radeon_legacy_backlight_exit(struct radeon_encoder *radeon_encoder)
467{
468 struct drm_device *dev = radeon_encoder->base.dev;
469 struct radeon_device *rdev = dev->dev_private;
470 struct backlight_device *bd = NULL;
471
472 if (!radeon_encoder->enc_priv)
473 return;
474
475 if (rdev->is_atom_bios) {
476 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv;
477 bd = lvds->bl_dev;
478 lvds->bl_dev = NULL;
479 } else {
480 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv;
481 bd = lvds->bl_dev;
482 lvds->bl_dev = NULL;
483 }
484
485 if (bd) {
486 struct radeon_backlight_privdata *pdata;
487
488 pdata = bl_get_data(bd);
489 backlight_device_unregister(bd);
490 kfree(pdata);
491
492 DRM_INFO("radeon legacy LVDS backlight unloaded\n");
493 }
494}
495
496static void radeon_lvds_enc_destroy(struct drm_encoder *encoder)
497{
498 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
499
500 if (radeon_encoder->enc_priv) {
501 radeon_legacy_backlight_exit(radeon_encoder);
502 kfree(radeon_encoder->enc_priv);
503 }
504 drm_encoder_cleanup(encoder);
505 kfree(radeon_encoder);
506}
507
508static const struct drm_encoder_funcs radeon_legacy_lvds_enc_funcs = {
509 .destroy = radeon_lvds_enc_destroy,
510};
511
512static void radeon_legacy_primary_dac_dpms(struct drm_encoder *encoder, int mode)
513{
514 struct drm_device *dev = encoder->dev;
515 struct radeon_device *rdev = dev->dev_private;
516 uint32_t crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
517 uint32_t dac_cntl = RREG32(RADEON_DAC_CNTL);
518 uint32_t dac_macro_cntl = RREG32(RADEON_DAC_MACRO_CNTL);
519
520 DRM_DEBUG_KMS("\n");
521
522 switch (mode) {
523 case DRM_MODE_DPMS_ON:
524 crtc_ext_cntl |= RADEON_CRTC_CRT_ON;
525 dac_cntl &= ~RADEON_DAC_PDWN;
526 dac_macro_cntl &= ~(RADEON_DAC_PDWN_R |
527 RADEON_DAC_PDWN_G |
528 RADEON_DAC_PDWN_B);
529 break;
530 case DRM_MODE_DPMS_STANDBY:
531 case DRM_MODE_DPMS_SUSPEND:
532 case DRM_MODE_DPMS_OFF:
533 crtc_ext_cntl &= ~RADEON_CRTC_CRT_ON;
534 dac_cntl |= RADEON_DAC_PDWN;
535 dac_macro_cntl |= (RADEON_DAC_PDWN_R |
536 RADEON_DAC_PDWN_G |
537 RADEON_DAC_PDWN_B);
538 break;
539 }
540
541 /* handled in radeon_crtc_dpms() */
542 if (!(rdev->flags & RADEON_SINGLE_CRTC))
543 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
544 WREG32(RADEON_DAC_CNTL, dac_cntl);
545 WREG32(RADEON_DAC_MACRO_CNTL, dac_macro_cntl);
546
547 if (rdev->is_atom_bios)
548 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
549 else
550 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
551
552}
553
554static void radeon_legacy_primary_dac_prepare(struct drm_encoder *encoder)
555{
556 struct radeon_device *rdev = encoder->dev->dev_private;
557
558 if (rdev->is_atom_bios)
559 radeon_atom_output_lock(encoder, true);
560 else
561 radeon_combios_output_lock(encoder, true);
562 radeon_legacy_primary_dac_dpms(encoder, DRM_MODE_DPMS_OFF);
563}
564
565static void radeon_legacy_primary_dac_commit(struct drm_encoder *encoder)
566{
567 struct radeon_device *rdev = encoder->dev->dev_private;
568
569 radeon_legacy_primary_dac_dpms(encoder, DRM_MODE_DPMS_ON);
570
571 if (rdev->is_atom_bios)
572 radeon_atom_output_lock(encoder, false);
573 else
574 radeon_combios_output_lock(encoder, false);
575}
576
577static void radeon_legacy_primary_dac_mode_set(struct drm_encoder *encoder,
578 struct drm_display_mode *mode,
579 struct drm_display_mode *adjusted_mode)
580{
581 struct drm_device *dev = encoder->dev;
582 struct radeon_device *rdev = dev->dev_private;
583 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
584 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
585 uint32_t disp_output_cntl, dac_cntl, dac2_cntl, dac_macro_cntl;
586
587 DRM_DEBUG_KMS("\n");
588
589 if (radeon_crtc->crtc_id == 0) {
590 if (rdev->family == CHIP_R200 || ASIC_IS_R300(rdev)) {
591 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL) &
592 ~(RADEON_DISP_DAC_SOURCE_MASK);
593 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
594 } else {
595 dac2_cntl = RREG32(RADEON_DAC_CNTL2) & ~(RADEON_DAC2_DAC_CLK_SEL);
596 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
597 }
598 } else {
599 if (rdev->family == CHIP_R200 || ASIC_IS_R300(rdev)) {
600 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL) &
601 ~(RADEON_DISP_DAC_SOURCE_MASK);
602 disp_output_cntl |= RADEON_DISP_DAC_SOURCE_CRTC2;
603 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
604 } else {
605 dac2_cntl = RREG32(RADEON_DAC_CNTL2) | RADEON_DAC2_DAC_CLK_SEL;
606 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
607 }
608 }
609
610 dac_cntl = (RADEON_DAC_MASK_ALL |
611 RADEON_DAC_VGA_ADR_EN |
612 /* TODO 6-bits */
613 RADEON_DAC_8BIT_EN);
614
615 WREG32_P(RADEON_DAC_CNTL,
616 dac_cntl,
617 RADEON_DAC_RANGE_CNTL |
618 RADEON_DAC_BLANKING);
619
620 if (radeon_encoder->enc_priv) {
621 struct radeon_encoder_primary_dac *p_dac = (struct radeon_encoder_primary_dac *)radeon_encoder->enc_priv;
622 dac_macro_cntl = p_dac->ps2_pdac_adj;
623 } else
624 dac_macro_cntl = RREG32(RADEON_DAC_MACRO_CNTL);
625 dac_macro_cntl |= RADEON_DAC_PDWN_R | RADEON_DAC_PDWN_G | RADEON_DAC_PDWN_B;
626 WREG32(RADEON_DAC_MACRO_CNTL, dac_macro_cntl);
627
628 if (rdev->is_atom_bios)
629 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
630 else
631 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
632}
633
634static enum drm_connector_status radeon_legacy_primary_dac_detect(struct drm_encoder *encoder,
635 struct drm_connector *connector)
636{
637 struct drm_device *dev = encoder->dev;
638 struct radeon_device *rdev = dev->dev_private;
639 uint32_t vclk_ecp_cntl, crtc_ext_cntl;
640 uint32_t dac_ext_cntl, dac_cntl, dac_macro_cntl, tmp;
641 enum drm_connector_status found = connector_status_disconnected;
642 bool color = true;
643
644 /* just don't bother on RN50 those chip are often connected to remoting
645 * console hw and often we get failure to load detect those. So to make
646 * everyone happy report the encoder as always connected.
647 */
648 if (ASIC_IS_RN50(rdev)) {
649 return connector_status_connected;
650 }
651
652 /* save the regs we need */
653 vclk_ecp_cntl = RREG32_PLL(RADEON_VCLK_ECP_CNTL);
654 crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
655 dac_ext_cntl = RREG32(RADEON_DAC_EXT_CNTL);
656 dac_cntl = RREG32(RADEON_DAC_CNTL);
657 dac_macro_cntl = RREG32(RADEON_DAC_MACRO_CNTL);
658
659 tmp = vclk_ecp_cntl &
660 ~(RADEON_PIXCLK_ALWAYS_ONb | RADEON_PIXCLK_DAC_ALWAYS_ONb);
661 WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);
662
663 tmp = crtc_ext_cntl | RADEON_CRTC_CRT_ON;
664 WREG32(RADEON_CRTC_EXT_CNTL, tmp);
665
666 tmp = RADEON_DAC_FORCE_BLANK_OFF_EN |
667 RADEON_DAC_FORCE_DATA_EN;
668
669 if (color)
670 tmp |= RADEON_DAC_FORCE_DATA_SEL_RGB;
671 else
672 tmp |= RADEON_DAC_FORCE_DATA_SEL_G;
673
674 if (ASIC_IS_R300(rdev))
675 tmp |= (0x1b6 << RADEON_DAC_FORCE_DATA_SHIFT);
676 else if (ASIC_IS_RV100(rdev))
677 tmp |= (0x1ac << RADEON_DAC_FORCE_DATA_SHIFT);
678 else
679 tmp |= (0x180 << RADEON_DAC_FORCE_DATA_SHIFT);
680
681 WREG32(RADEON_DAC_EXT_CNTL, tmp);
682
683 tmp = dac_cntl & ~(RADEON_DAC_RANGE_CNTL_MASK | RADEON_DAC_PDWN);
684 tmp |= RADEON_DAC_RANGE_CNTL_PS2 | RADEON_DAC_CMP_EN;
685 WREG32(RADEON_DAC_CNTL, tmp);
686
687 tmp = dac_macro_cntl;
688 tmp &= ~(RADEON_DAC_PDWN_R |
689 RADEON_DAC_PDWN_G |
690 RADEON_DAC_PDWN_B);
691
692 WREG32(RADEON_DAC_MACRO_CNTL, tmp);
693
694 mdelay(2);
695
696 if (RREG32(RADEON_DAC_CNTL) & RADEON_DAC_CMP_OUTPUT)
697 found = connector_status_connected;
698
699 /* restore the regs we used */
700 WREG32(RADEON_DAC_CNTL, dac_cntl);
701 WREG32(RADEON_DAC_MACRO_CNTL, dac_macro_cntl);
702 WREG32(RADEON_DAC_EXT_CNTL, dac_ext_cntl);
703 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
704 WREG32_PLL(RADEON_VCLK_ECP_CNTL, vclk_ecp_cntl);
705
706 return found;
707}
708
709static const struct drm_encoder_helper_funcs radeon_legacy_primary_dac_helper_funcs = {
710 .dpms = radeon_legacy_primary_dac_dpms,
711 .mode_fixup = radeon_legacy_mode_fixup,
712 .prepare = radeon_legacy_primary_dac_prepare,
713 .mode_set = radeon_legacy_primary_dac_mode_set,
714 .commit = radeon_legacy_primary_dac_commit,
715 .detect = radeon_legacy_primary_dac_detect,
716 .disable = radeon_legacy_encoder_disable,
717};
718
719
720static const struct drm_encoder_funcs radeon_legacy_primary_dac_enc_funcs = {
721 .destroy = radeon_enc_destroy,
722};
723
724static void radeon_legacy_tmds_int_dpms(struct drm_encoder *encoder, int mode)
725{
726 struct drm_device *dev = encoder->dev;
727 struct radeon_device *rdev = dev->dev_private;
728 uint32_t fp_gen_cntl = RREG32(RADEON_FP_GEN_CNTL);
729 DRM_DEBUG_KMS("\n");
730
731 switch (mode) {
732 case DRM_MODE_DPMS_ON:
733 fp_gen_cntl |= (RADEON_FP_FPON | RADEON_FP_TMDS_EN);
734 break;
735 case DRM_MODE_DPMS_STANDBY:
736 case DRM_MODE_DPMS_SUSPEND:
737 case DRM_MODE_DPMS_OFF:
738 fp_gen_cntl &= ~(RADEON_FP_FPON | RADEON_FP_TMDS_EN);
739 break;
740 }
741
742 WREG32(RADEON_FP_GEN_CNTL, fp_gen_cntl);
743
744 if (rdev->is_atom_bios)
745 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
746 else
747 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
748
749}
750
751static void radeon_legacy_tmds_int_prepare(struct drm_encoder *encoder)
752{
753 struct radeon_device *rdev = encoder->dev->dev_private;
754
755 if (rdev->is_atom_bios)
756 radeon_atom_output_lock(encoder, true);
757 else
758 radeon_combios_output_lock(encoder, true);
759 radeon_legacy_tmds_int_dpms(encoder, DRM_MODE_DPMS_OFF);
760}
761
762static void radeon_legacy_tmds_int_commit(struct drm_encoder *encoder)
763{
764 struct radeon_device *rdev = encoder->dev->dev_private;
765
766 radeon_legacy_tmds_int_dpms(encoder, DRM_MODE_DPMS_ON);
767
768 if (rdev->is_atom_bios)
769 radeon_atom_output_lock(encoder, true);
770 else
771 radeon_combios_output_lock(encoder, true);
772}
773
774static void radeon_legacy_tmds_int_mode_set(struct drm_encoder *encoder,
775 struct drm_display_mode *mode,
776 struct drm_display_mode *adjusted_mode)
777{
778 struct drm_device *dev = encoder->dev;
779 struct radeon_device *rdev = dev->dev_private;
780 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
781 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
782 uint32_t tmp, tmds_pll_cntl, tmds_transmitter_cntl, fp_gen_cntl;
783 int i;
784
785 DRM_DEBUG_KMS("\n");
786
787 tmp = tmds_pll_cntl = RREG32(RADEON_TMDS_PLL_CNTL);
788 tmp &= 0xfffff;
789 if (rdev->family == CHIP_RV280) {
790 /* bit 22 of TMDS_PLL_CNTL is read-back inverted */
791 tmp ^= (1 << 22);
792 tmds_pll_cntl ^= (1 << 22);
793 }
794
795 if (radeon_encoder->enc_priv) {
796 struct radeon_encoder_int_tmds *tmds = (struct radeon_encoder_int_tmds *)radeon_encoder->enc_priv;
797
798 for (i = 0; i < 4; i++) {
799 if (tmds->tmds_pll[i].freq == 0)
800 break;
801 if ((uint32_t)(mode->clock / 10) < tmds->tmds_pll[i].freq) {
802 tmp = tmds->tmds_pll[i].value ;
803 break;
804 }
805 }
806 }
807
808 if (ASIC_IS_R300(rdev) || (rdev->family == CHIP_RV280)) {
809 if (tmp & 0xfff00000)
810 tmds_pll_cntl = tmp;
811 else {
812 tmds_pll_cntl &= 0xfff00000;
813 tmds_pll_cntl |= tmp;
814 }
815 } else
816 tmds_pll_cntl = tmp;
817
818 tmds_transmitter_cntl = RREG32(RADEON_TMDS_TRANSMITTER_CNTL) &
819 ~(RADEON_TMDS_TRANSMITTER_PLLRST);
820
821 if (rdev->family == CHIP_R200 ||
822 rdev->family == CHIP_R100 ||
823 ASIC_IS_R300(rdev))
824 tmds_transmitter_cntl &= ~(RADEON_TMDS_TRANSMITTER_PLLEN);
825 else /* RV chips got this bit reversed */
826 tmds_transmitter_cntl |= RADEON_TMDS_TRANSMITTER_PLLEN;
827
828 fp_gen_cntl = (RREG32(RADEON_FP_GEN_CNTL) |
829 (RADEON_FP_CRTC_DONT_SHADOW_VPAR |
830 RADEON_FP_CRTC_DONT_SHADOW_HEND));
831
832 fp_gen_cntl &= ~(RADEON_FP_FPON | RADEON_FP_TMDS_EN);
833
834 fp_gen_cntl &= ~(RADEON_FP_RMX_HVSYNC_CONTROL_EN |
835 RADEON_FP_DFP_SYNC_SEL |
836 RADEON_FP_CRT_SYNC_SEL |
837 RADEON_FP_CRTC_LOCK_8DOT |
838 RADEON_FP_USE_SHADOW_EN |
839 RADEON_FP_CRTC_USE_SHADOW_VEND |
840 RADEON_FP_CRT_SYNC_ALT);
841
842 if (1) /* FIXME rgbBits == 8 */
843 fp_gen_cntl |= RADEON_FP_PANEL_FORMAT; /* 24 bit format */
844 else
845 fp_gen_cntl &= ~RADEON_FP_PANEL_FORMAT;/* 18 bit format */
846
847 if (radeon_crtc->crtc_id == 0) {
848 if (ASIC_IS_R300(rdev) || rdev->family == CHIP_R200) {
849 fp_gen_cntl &= ~R200_FP_SOURCE_SEL_MASK;
850 if (radeon_encoder->rmx_type != RMX_OFF)
851 fp_gen_cntl |= R200_FP_SOURCE_SEL_RMX;
852 else
853 fp_gen_cntl |= R200_FP_SOURCE_SEL_CRTC1;
854 } else
855 fp_gen_cntl &= ~RADEON_FP_SEL_CRTC2;
856 } else {
857 if (ASIC_IS_R300(rdev) || rdev->family == CHIP_R200) {
858 fp_gen_cntl &= ~R200_FP_SOURCE_SEL_MASK;
859 fp_gen_cntl |= R200_FP_SOURCE_SEL_CRTC2;
860 } else
861 fp_gen_cntl |= RADEON_FP_SEL_CRTC2;
862 }
863
864 WREG32(RADEON_TMDS_PLL_CNTL, tmds_pll_cntl);
865 WREG32(RADEON_TMDS_TRANSMITTER_CNTL, tmds_transmitter_cntl);
866 WREG32(RADEON_FP_GEN_CNTL, fp_gen_cntl);
867
868 if (rdev->is_atom_bios)
869 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
870 else
871 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
872}
873
874static const struct drm_encoder_helper_funcs radeon_legacy_tmds_int_helper_funcs = {
875 .dpms = radeon_legacy_tmds_int_dpms,
876 .mode_fixup = radeon_legacy_mode_fixup,
877 .prepare = radeon_legacy_tmds_int_prepare,
878 .mode_set = radeon_legacy_tmds_int_mode_set,
879 .commit = radeon_legacy_tmds_int_commit,
880 .disable = radeon_legacy_encoder_disable,
881};
882
883
884static const struct drm_encoder_funcs radeon_legacy_tmds_int_enc_funcs = {
885 .destroy = radeon_enc_destroy,
886};
887
888static void radeon_legacy_tmds_ext_dpms(struct drm_encoder *encoder, int mode)
889{
890 struct drm_device *dev = encoder->dev;
891 struct radeon_device *rdev = dev->dev_private;
892 uint32_t fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
893 DRM_DEBUG_KMS("\n");
894
895 switch (mode) {
896 case DRM_MODE_DPMS_ON:
897 fp2_gen_cntl &= ~RADEON_FP2_BLANK_EN;
898 fp2_gen_cntl |= (RADEON_FP2_ON | RADEON_FP2_DVO_EN);
899 break;
900 case DRM_MODE_DPMS_STANDBY:
901 case DRM_MODE_DPMS_SUSPEND:
902 case DRM_MODE_DPMS_OFF:
903 fp2_gen_cntl |= RADEON_FP2_BLANK_EN;
904 fp2_gen_cntl &= ~(RADEON_FP2_ON | RADEON_FP2_DVO_EN);
905 break;
906 }
907
908 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
909
910 if (rdev->is_atom_bios)
911 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
912 else
913 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
914
915}
916
917static void radeon_legacy_tmds_ext_prepare(struct drm_encoder *encoder)
918{
919 struct radeon_device *rdev = encoder->dev->dev_private;
920
921 if (rdev->is_atom_bios)
922 radeon_atom_output_lock(encoder, true);
923 else
924 radeon_combios_output_lock(encoder, true);
925 radeon_legacy_tmds_ext_dpms(encoder, DRM_MODE_DPMS_OFF);
926}
927
928static void radeon_legacy_tmds_ext_commit(struct drm_encoder *encoder)
929{
930 struct radeon_device *rdev = encoder->dev->dev_private;
931 radeon_legacy_tmds_ext_dpms(encoder, DRM_MODE_DPMS_ON);
932
933 if (rdev->is_atom_bios)
934 radeon_atom_output_lock(encoder, false);
935 else
936 radeon_combios_output_lock(encoder, false);
937}
938
939static void radeon_legacy_tmds_ext_mode_set(struct drm_encoder *encoder,
940 struct drm_display_mode *mode,
941 struct drm_display_mode *adjusted_mode)
942{
943 struct drm_device *dev = encoder->dev;
944 struct radeon_device *rdev = dev->dev_private;
945 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
946 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
947 uint32_t fp2_gen_cntl;
948
949 DRM_DEBUG_KMS("\n");
950
951 if (rdev->is_atom_bios) {
952 radeon_encoder->pixel_clock = adjusted_mode->clock;
953 atombios_dvo_setup(encoder, ATOM_ENABLE);
954 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
955 } else {
956 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
957
958 if (1) /* FIXME rgbBits == 8 */
959 fp2_gen_cntl |= RADEON_FP2_PANEL_FORMAT; /* 24 bit format, */
960 else
961 fp2_gen_cntl &= ~RADEON_FP2_PANEL_FORMAT;/* 18 bit format, */
962
963 fp2_gen_cntl &= ~(RADEON_FP2_ON |
964 RADEON_FP2_DVO_EN |
965 RADEON_FP2_DVO_RATE_SEL_SDR);
966
967 /* XXX: these are oem specific */
968 if (ASIC_IS_R300(rdev)) {
969 if ((rdev->pdev->device == 0x4850) &&
970 (rdev->pdev->subsystem_vendor == 0x1028) &&
971 (rdev->pdev->subsystem_device == 0x2001)) /* Dell Inspiron 8600 */
972 fp2_gen_cntl |= R300_FP2_DVO_CLOCK_MODE_SINGLE;
973 else
974 fp2_gen_cntl |= RADEON_FP2_PAD_FLOP_EN | R300_FP2_DVO_CLOCK_MODE_SINGLE;
975
976 /*if (mode->clock > 165000)
977 fp2_gen_cntl |= R300_FP2_DVO_DUAL_CHANNEL_EN;*/
978 }
979 if (!radeon_combios_external_tmds_setup(encoder))
980 radeon_external_tmds_setup(encoder);
981 }
982
983 if (radeon_crtc->crtc_id == 0) {
984 if ((rdev->family == CHIP_R200) || ASIC_IS_R300(rdev)) {
985 fp2_gen_cntl &= ~R200_FP2_SOURCE_SEL_MASK;
986 if (radeon_encoder->rmx_type != RMX_OFF)
987 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_RMX;
988 else
989 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_CRTC1;
990 } else
991 fp2_gen_cntl &= ~RADEON_FP2_SRC_SEL_CRTC2;
992 } else {
993 if ((rdev->family == CHIP_R200) || ASIC_IS_R300(rdev)) {
994 fp2_gen_cntl &= ~R200_FP2_SOURCE_SEL_MASK;
995 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_CRTC2;
996 } else
997 fp2_gen_cntl |= RADEON_FP2_SRC_SEL_CRTC2;
998 }
999
1000 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
1001
1002 if (rdev->is_atom_bios)
1003 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1004 else
1005 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1006}
1007
1008static void radeon_ext_tmds_enc_destroy(struct drm_encoder *encoder)
1009{
1010 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1011 /* don't destroy the i2c bus record here, this will be done in radeon_i2c_fini */
1012 kfree(radeon_encoder->enc_priv);
1013 drm_encoder_cleanup(encoder);
1014 kfree(radeon_encoder);
1015}
1016
1017static const struct drm_encoder_helper_funcs radeon_legacy_tmds_ext_helper_funcs = {
1018 .dpms = radeon_legacy_tmds_ext_dpms,
1019 .mode_fixup = radeon_legacy_mode_fixup,
1020 .prepare = radeon_legacy_tmds_ext_prepare,
1021 .mode_set = radeon_legacy_tmds_ext_mode_set,
1022 .commit = radeon_legacy_tmds_ext_commit,
1023 .disable = radeon_legacy_encoder_disable,
1024};
1025
1026
1027static const struct drm_encoder_funcs radeon_legacy_tmds_ext_enc_funcs = {
1028 .destroy = radeon_ext_tmds_enc_destroy,
1029};
1030
1031static void radeon_legacy_tv_dac_dpms(struct drm_encoder *encoder, int mode)
1032{
1033 struct drm_device *dev = encoder->dev;
1034 struct radeon_device *rdev = dev->dev_private;
1035 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1036 uint32_t fp2_gen_cntl = 0, crtc2_gen_cntl = 0, tv_dac_cntl = 0;
1037 uint32_t tv_master_cntl = 0;
1038 bool is_tv;
1039 DRM_DEBUG_KMS("\n");
1040
1041 is_tv = radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT ? true : false;
1042
1043 if (rdev->family == CHIP_R200)
1044 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
1045 else {
1046 if (is_tv)
1047 tv_master_cntl = RREG32(RADEON_TV_MASTER_CNTL);
1048 else
1049 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1050 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1051 }
1052
1053 switch (mode) {
1054 case DRM_MODE_DPMS_ON:
1055 if (rdev->family == CHIP_R200) {
1056 fp2_gen_cntl |= (RADEON_FP2_ON | RADEON_FP2_DVO_EN);
1057 } else {
1058 if (is_tv)
1059 tv_master_cntl |= RADEON_TV_ON;
1060 else
1061 crtc2_gen_cntl |= RADEON_CRTC2_CRT2_ON;
1062
1063 if (rdev->family == CHIP_R420 ||
1064 rdev->family == CHIP_R423 ||
1065 rdev->family == CHIP_RV410)
1066 tv_dac_cntl &= ~(R420_TV_DAC_RDACPD |
1067 R420_TV_DAC_GDACPD |
1068 R420_TV_DAC_BDACPD |
1069 RADEON_TV_DAC_BGSLEEP);
1070 else
1071 tv_dac_cntl &= ~(RADEON_TV_DAC_RDACPD |
1072 RADEON_TV_DAC_GDACPD |
1073 RADEON_TV_DAC_BDACPD |
1074 RADEON_TV_DAC_BGSLEEP);
1075 }
1076 break;
1077 case DRM_MODE_DPMS_STANDBY:
1078 case DRM_MODE_DPMS_SUSPEND:
1079 case DRM_MODE_DPMS_OFF:
1080 if (rdev->family == CHIP_R200)
1081 fp2_gen_cntl &= ~(RADEON_FP2_ON | RADEON_FP2_DVO_EN);
1082 else {
1083 if (is_tv)
1084 tv_master_cntl &= ~RADEON_TV_ON;
1085 else
1086 crtc2_gen_cntl &= ~RADEON_CRTC2_CRT2_ON;
1087
1088 if (rdev->family == CHIP_R420 ||
1089 rdev->family == CHIP_R423 ||
1090 rdev->family == CHIP_RV410)
1091 tv_dac_cntl |= (R420_TV_DAC_RDACPD |
1092 R420_TV_DAC_GDACPD |
1093 R420_TV_DAC_BDACPD |
1094 RADEON_TV_DAC_BGSLEEP);
1095 else
1096 tv_dac_cntl |= (RADEON_TV_DAC_RDACPD |
1097 RADEON_TV_DAC_GDACPD |
1098 RADEON_TV_DAC_BDACPD |
1099 RADEON_TV_DAC_BGSLEEP);
1100 }
1101 break;
1102 }
1103
1104 if (rdev->family == CHIP_R200) {
1105 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
1106 } else {
1107 if (is_tv)
1108 WREG32(RADEON_TV_MASTER_CNTL, tv_master_cntl);
1109 /* handled in radeon_crtc_dpms() */
1110 else if (!(rdev->flags & RADEON_SINGLE_CRTC))
1111 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1112 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1113 }
1114
1115 if (rdev->is_atom_bios)
1116 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
1117 else
1118 radeon_combios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
1119
1120}
1121
1122static void radeon_legacy_tv_dac_prepare(struct drm_encoder *encoder)
1123{
1124 struct radeon_device *rdev = encoder->dev->dev_private;
1125
1126 if (rdev->is_atom_bios)
1127 radeon_atom_output_lock(encoder, true);
1128 else
1129 radeon_combios_output_lock(encoder, true);
1130 radeon_legacy_tv_dac_dpms(encoder, DRM_MODE_DPMS_OFF);
1131}
1132
1133static void radeon_legacy_tv_dac_commit(struct drm_encoder *encoder)
1134{
1135 struct radeon_device *rdev = encoder->dev->dev_private;
1136
1137 radeon_legacy_tv_dac_dpms(encoder, DRM_MODE_DPMS_ON);
1138
1139 if (rdev->is_atom_bios)
1140 radeon_atom_output_lock(encoder, true);
1141 else
1142 radeon_combios_output_lock(encoder, true);
1143}
1144
1145static void radeon_legacy_tv_dac_mode_set(struct drm_encoder *encoder,
1146 struct drm_display_mode *mode,
1147 struct drm_display_mode *adjusted_mode)
1148{
1149 struct drm_device *dev = encoder->dev;
1150 struct radeon_device *rdev = dev->dev_private;
1151 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1152 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1153 struct radeon_encoder_tv_dac *tv_dac = radeon_encoder->enc_priv;
1154 uint32_t tv_dac_cntl, gpiopad_a = 0, dac2_cntl, disp_output_cntl = 0;
1155 uint32_t disp_hw_debug = 0, fp2_gen_cntl = 0, disp_tv_out_cntl = 0;
1156 bool is_tv = false;
1157
1158 DRM_DEBUG_KMS("\n");
1159
1160 is_tv = radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT ? true : false;
1161
1162 if (rdev->family != CHIP_R200) {
1163 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1164 if (rdev->family == CHIP_R420 ||
1165 rdev->family == CHIP_R423 ||
1166 rdev->family == CHIP_RV410) {
1167 tv_dac_cntl &= ~(RADEON_TV_DAC_STD_MASK |
1168 RADEON_TV_DAC_BGADJ_MASK |
1169 R420_TV_DAC_DACADJ_MASK |
1170 R420_TV_DAC_RDACPD |
1171 R420_TV_DAC_GDACPD |
1172 R420_TV_DAC_BDACPD |
1173 R420_TV_DAC_TVENABLE);
1174 } else {
1175 tv_dac_cntl &= ~(RADEON_TV_DAC_STD_MASK |
1176 RADEON_TV_DAC_BGADJ_MASK |
1177 RADEON_TV_DAC_DACADJ_MASK |
1178 RADEON_TV_DAC_RDACPD |
1179 RADEON_TV_DAC_GDACPD |
1180 RADEON_TV_DAC_BDACPD);
1181 }
1182
1183 tv_dac_cntl |= RADEON_TV_DAC_NBLANK | RADEON_TV_DAC_NHOLD;
1184
1185 if (is_tv) {
1186 if (tv_dac->tv_std == TV_STD_NTSC ||
1187 tv_dac->tv_std == TV_STD_NTSC_J ||
1188 tv_dac->tv_std == TV_STD_PAL_M ||
1189 tv_dac->tv_std == TV_STD_PAL_60)
1190 tv_dac_cntl |= tv_dac->ntsc_tvdac_adj;
1191 else
1192 tv_dac_cntl |= tv_dac->pal_tvdac_adj;
1193
1194 if (tv_dac->tv_std == TV_STD_NTSC ||
1195 tv_dac->tv_std == TV_STD_NTSC_J)
1196 tv_dac_cntl |= RADEON_TV_DAC_STD_NTSC;
1197 else
1198 tv_dac_cntl |= RADEON_TV_DAC_STD_PAL;
1199 } else
1200 tv_dac_cntl |= (RADEON_TV_DAC_STD_PS2 |
1201 tv_dac->ps2_tvdac_adj);
1202
1203 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1204 }
1205
1206 if (ASIC_IS_R300(rdev)) {
1207 gpiopad_a = RREG32(RADEON_GPIOPAD_A) | 1;
1208 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL);
1209 } else if (rdev->family != CHIP_R200)
1210 disp_hw_debug = RREG32(RADEON_DISP_HW_DEBUG);
1211 else if (rdev->family == CHIP_R200)
1212 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
1213
1214 if (rdev->family >= CHIP_R200)
1215 disp_tv_out_cntl = RREG32(RADEON_DISP_TV_OUT_CNTL);
1216
1217 if (is_tv) {
1218 uint32_t dac_cntl;
1219
1220 dac_cntl = RREG32(RADEON_DAC_CNTL);
1221 dac_cntl &= ~RADEON_DAC_TVO_EN;
1222 WREG32(RADEON_DAC_CNTL, dac_cntl);
1223
1224 if (ASIC_IS_R300(rdev))
1225 gpiopad_a = RREG32(RADEON_GPIOPAD_A) & ~1;
1226
1227 dac2_cntl = RREG32(RADEON_DAC_CNTL2) & ~RADEON_DAC2_DAC2_CLK_SEL;
1228 if (radeon_crtc->crtc_id == 0) {
1229 if (ASIC_IS_R300(rdev)) {
1230 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1231 disp_output_cntl |= (RADEON_DISP_TVDAC_SOURCE_CRTC |
1232 RADEON_DISP_TV_SOURCE_CRTC);
1233 }
1234 if (rdev->family >= CHIP_R200) {
1235 disp_tv_out_cntl &= ~RADEON_DISP_TV_PATH_SRC_CRTC2;
1236 } else {
1237 disp_hw_debug |= RADEON_CRT2_DISP1_SEL;
1238 }
1239 } else {
1240 if (ASIC_IS_R300(rdev)) {
1241 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1242 disp_output_cntl |= RADEON_DISP_TV_SOURCE_CRTC;
1243 }
1244 if (rdev->family >= CHIP_R200) {
1245 disp_tv_out_cntl |= RADEON_DISP_TV_PATH_SRC_CRTC2;
1246 } else {
1247 disp_hw_debug &= ~RADEON_CRT2_DISP1_SEL;
1248 }
1249 }
1250 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
1251 } else {
1252
1253 dac2_cntl = RREG32(RADEON_DAC_CNTL2) | RADEON_DAC2_DAC2_CLK_SEL;
1254
1255 if (radeon_crtc->crtc_id == 0) {
1256 if (ASIC_IS_R300(rdev)) {
1257 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1258 disp_output_cntl |= RADEON_DISP_TVDAC_SOURCE_CRTC;
1259 } else if (rdev->family == CHIP_R200) {
1260 fp2_gen_cntl &= ~(R200_FP2_SOURCE_SEL_MASK |
1261 RADEON_FP2_DVO_RATE_SEL_SDR);
1262 } else
1263 disp_hw_debug |= RADEON_CRT2_DISP1_SEL;
1264 } else {
1265 if (ASIC_IS_R300(rdev)) {
1266 disp_output_cntl &= ~RADEON_DISP_TVDAC_SOURCE_MASK;
1267 disp_output_cntl |= RADEON_DISP_TVDAC_SOURCE_CRTC2;
1268 } else if (rdev->family == CHIP_R200) {
1269 fp2_gen_cntl &= ~(R200_FP2_SOURCE_SEL_MASK |
1270 RADEON_FP2_DVO_RATE_SEL_SDR);
1271 fp2_gen_cntl |= R200_FP2_SOURCE_SEL_CRTC2;
1272 } else
1273 disp_hw_debug &= ~RADEON_CRT2_DISP1_SEL;
1274 }
1275 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
1276 }
1277
1278 if (ASIC_IS_R300(rdev)) {
1279 WREG32_P(RADEON_GPIOPAD_A, gpiopad_a, ~1);
1280 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1281 } else if (rdev->family != CHIP_R200)
1282 WREG32(RADEON_DISP_HW_DEBUG, disp_hw_debug);
1283 else if (rdev->family == CHIP_R200)
1284 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
1285
1286 if (rdev->family >= CHIP_R200)
1287 WREG32(RADEON_DISP_TV_OUT_CNTL, disp_tv_out_cntl);
1288
1289 if (is_tv)
1290 radeon_legacy_tv_mode_set(encoder, mode, adjusted_mode);
1291
1292 if (rdev->is_atom_bios)
1293 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1294 else
1295 radeon_combios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1296
1297}
1298
1299static bool r300_legacy_tv_detect(struct drm_encoder *encoder,
1300 struct drm_connector *connector)
1301{
1302 struct drm_device *dev = encoder->dev;
1303 struct radeon_device *rdev = dev->dev_private;
1304 uint32_t crtc2_gen_cntl, tv_dac_cntl, dac_cntl2, dac_ext_cntl;
1305 uint32_t disp_output_cntl, gpiopad_a, tmp;
1306 bool found = false;
1307
1308 /* save regs needed */
1309 gpiopad_a = RREG32(RADEON_GPIOPAD_A);
1310 dac_cntl2 = RREG32(RADEON_DAC_CNTL2);
1311 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1312 dac_ext_cntl = RREG32(RADEON_DAC_EXT_CNTL);
1313 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1314 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL);
1315
1316 WREG32_P(RADEON_GPIOPAD_A, 0, ~1);
1317
1318 WREG32(RADEON_DAC_CNTL2, RADEON_DAC2_DAC2_CLK_SEL);
1319
1320 WREG32(RADEON_CRTC2_GEN_CNTL,
1321 RADEON_CRTC2_CRT2_ON | RADEON_CRTC2_VSYNC_TRISTAT);
1322
1323 tmp = disp_output_cntl & ~RADEON_DISP_TVDAC_SOURCE_MASK;
1324 tmp |= RADEON_DISP_TVDAC_SOURCE_CRTC2;
1325 WREG32(RADEON_DISP_OUTPUT_CNTL, tmp);
1326
1327 WREG32(RADEON_DAC_EXT_CNTL,
1328 RADEON_DAC2_FORCE_BLANK_OFF_EN |
1329 RADEON_DAC2_FORCE_DATA_EN |
1330 RADEON_DAC_FORCE_DATA_SEL_RGB |
1331 (0xec << RADEON_DAC_FORCE_DATA_SHIFT));
1332
1333 WREG32(RADEON_TV_DAC_CNTL,
1334 RADEON_TV_DAC_STD_NTSC |
1335 (8 << RADEON_TV_DAC_BGADJ_SHIFT) |
1336 (6 << RADEON_TV_DAC_DACADJ_SHIFT));
1337
1338 RREG32(RADEON_TV_DAC_CNTL);
1339 mdelay(4);
1340
1341 WREG32(RADEON_TV_DAC_CNTL,
1342 RADEON_TV_DAC_NBLANK |
1343 RADEON_TV_DAC_NHOLD |
1344 RADEON_TV_MONITOR_DETECT_EN |
1345 RADEON_TV_DAC_STD_NTSC |
1346 (8 << RADEON_TV_DAC_BGADJ_SHIFT) |
1347 (6 << RADEON_TV_DAC_DACADJ_SHIFT));
1348
1349 RREG32(RADEON_TV_DAC_CNTL);
1350 mdelay(6);
1351
1352 tmp = RREG32(RADEON_TV_DAC_CNTL);
1353 if ((tmp & RADEON_TV_DAC_GDACDET) != 0) {
1354 found = true;
1355 DRM_DEBUG_KMS("S-video TV connection detected\n");
1356 } else if ((tmp & RADEON_TV_DAC_BDACDET) != 0) {
1357 found = true;
1358 DRM_DEBUG_KMS("Composite TV connection detected\n");
1359 }
1360
1361 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1362 WREG32(RADEON_DAC_EXT_CNTL, dac_ext_cntl);
1363 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1364 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1365 WREG32(RADEON_DAC_CNTL2, dac_cntl2);
1366 WREG32_P(RADEON_GPIOPAD_A, gpiopad_a, ~1);
1367 return found;
1368}
1369
1370static bool radeon_legacy_tv_detect(struct drm_encoder *encoder,
1371 struct drm_connector *connector)
1372{
1373 struct drm_device *dev = encoder->dev;
1374 struct radeon_device *rdev = dev->dev_private;
1375 uint32_t tv_dac_cntl, dac_cntl2;
1376 uint32_t config_cntl, tv_pre_dac_mux_cntl, tv_master_cntl, tmp;
1377 bool found = false;
1378
1379 if (ASIC_IS_R300(rdev))
1380 return r300_legacy_tv_detect(encoder, connector);
1381
1382 dac_cntl2 = RREG32(RADEON_DAC_CNTL2);
1383 tv_master_cntl = RREG32(RADEON_TV_MASTER_CNTL);
1384 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1385 config_cntl = RREG32(RADEON_CONFIG_CNTL);
1386 tv_pre_dac_mux_cntl = RREG32(RADEON_TV_PRE_DAC_MUX_CNTL);
1387
1388 tmp = dac_cntl2 & ~RADEON_DAC2_DAC2_CLK_SEL;
1389 WREG32(RADEON_DAC_CNTL2, tmp);
1390
1391 tmp = tv_master_cntl | RADEON_TV_ON;
1392 tmp &= ~(RADEON_TV_ASYNC_RST |
1393 RADEON_RESTART_PHASE_FIX |
1394 RADEON_CRT_FIFO_CE_EN |
1395 RADEON_TV_FIFO_CE_EN |
1396 RADEON_RE_SYNC_NOW_SEL_MASK);
1397 tmp |= RADEON_TV_FIFO_ASYNC_RST | RADEON_CRT_ASYNC_RST;
1398 WREG32(RADEON_TV_MASTER_CNTL, tmp);
1399
1400 tmp = RADEON_TV_DAC_NBLANK | RADEON_TV_DAC_NHOLD |
1401 RADEON_TV_MONITOR_DETECT_EN | RADEON_TV_DAC_STD_NTSC |
1402 (8 << RADEON_TV_DAC_BGADJ_SHIFT);
1403
1404 if (config_cntl & RADEON_CFG_ATI_REV_ID_MASK)
1405 tmp |= (4 << RADEON_TV_DAC_DACADJ_SHIFT);
1406 else
1407 tmp |= (8 << RADEON_TV_DAC_DACADJ_SHIFT);
1408 WREG32(RADEON_TV_DAC_CNTL, tmp);
1409
1410 tmp = RADEON_C_GRN_EN | RADEON_CMP_BLU_EN |
1411 RADEON_RED_MX_FORCE_DAC_DATA |
1412 RADEON_GRN_MX_FORCE_DAC_DATA |
1413 RADEON_BLU_MX_FORCE_DAC_DATA |
1414 (0x109 << RADEON_TV_FORCE_DAC_DATA_SHIFT);
1415 WREG32(RADEON_TV_PRE_DAC_MUX_CNTL, tmp);
1416
1417 mdelay(3);
1418 tmp = RREG32(RADEON_TV_DAC_CNTL);
1419 if (tmp & RADEON_TV_DAC_GDACDET) {
1420 found = true;
1421 DRM_DEBUG_KMS("S-video TV connection detected\n");
1422 } else if ((tmp & RADEON_TV_DAC_BDACDET) != 0) {
1423 found = true;
1424 DRM_DEBUG_KMS("Composite TV connection detected\n");
1425 }
1426
1427 WREG32(RADEON_TV_PRE_DAC_MUX_CNTL, tv_pre_dac_mux_cntl);
1428 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1429 WREG32(RADEON_TV_MASTER_CNTL, tv_master_cntl);
1430 WREG32(RADEON_DAC_CNTL2, dac_cntl2);
1431 return found;
1432}
1433
1434static bool radeon_legacy_ext_dac_detect(struct drm_encoder *encoder,
1435 struct drm_connector *connector)
1436{
1437 struct drm_device *dev = encoder->dev;
1438 struct radeon_device *rdev = dev->dev_private;
1439 uint32_t gpio_monid, fp2_gen_cntl, disp_output_cntl, crtc2_gen_cntl;
1440 uint32_t disp_lin_trans_grph_a, disp_lin_trans_grph_b, disp_lin_trans_grph_c;
1441 uint32_t disp_lin_trans_grph_d, disp_lin_trans_grph_e, disp_lin_trans_grph_f;
1442 uint32_t tmp, crtc2_h_total_disp, crtc2_v_total_disp;
1443 uint32_t crtc2_h_sync_strt_wid, crtc2_v_sync_strt_wid;
1444 bool found = false;
1445 int i;
1446
1447 /* save the regs we need */
1448 gpio_monid = RREG32(RADEON_GPIO_MONID);
1449 fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
1450 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL);
1451 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1452 disp_lin_trans_grph_a = RREG32(RADEON_DISP_LIN_TRANS_GRPH_A);
1453 disp_lin_trans_grph_b = RREG32(RADEON_DISP_LIN_TRANS_GRPH_B);
1454 disp_lin_trans_grph_c = RREG32(RADEON_DISP_LIN_TRANS_GRPH_C);
1455 disp_lin_trans_grph_d = RREG32(RADEON_DISP_LIN_TRANS_GRPH_D);
1456 disp_lin_trans_grph_e = RREG32(RADEON_DISP_LIN_TRANS_GRPH_E);
1457 disp_lin_trans_grph_f = RREG32(RADEON_DISP_LIN_TRANS_GRPH_F);
1458 crtc2_h_total_disp = RREG32(RADEON_CRTC2_H_TOTAL_DISP);
1459 crtc2_v_total_disp = RREG32(RADEON_CRTC2_V_TOTAL_DISP);
1460 crtc2_h_sync_strt_wid = RREG32(RADEON_CRTC2_H_SYNC_STRT_WID);
1461 crtc2_v_sync_strt_wid = RREG32(RADEON_CRTC2_V_SYNC_STRT_WID);
1462
1463 tmp = RREG32(RADEON_GPIO_MONID);
1464 tmp &= ~RADEON_GPIO_A_0;
1465 WREG32(RADEON_GPIO_MONID, tmp);
1466
1467 WREG32(RADEON_FP2_GEN_CNTL, (RADEON_FP2_ON |
1468 RADEON_FP2_PANEL_FORMAT |
1469 R200_FP2_SOURCE_SEL_TRANS_UNIT |
1470 RADEON_FP2_DVO_EN |
1471 R200_FP2_DVO_RATE_SEL_SDR));
1472
1473 WREG32(RADEON_DISP_OUTPUT_CNTL, (RADEON_DISP_DAC_SOURCE_RMX |
1474 RADEON_DISP_TRANS_MATRIX_GRAPHICS));
1475
1476 WREG32(RADEON_CRTC2_GEN_CNTL, (RADEON_CRTC2_EN |
1477 RADEON_CRTC2_DISP_REQ_EN_B));
1478
1479 WREG32(RADEON_DISP_LIN_TRANS_GRPH_A, 0x00000000);
1480 WREG32(RADEON_DISP_LIN_TRANS_GRPH_B, 0x000003f0);
1481 WREG32(RADEON_DISP_LIN_TRANS_GRPH_C, 0x00000000);
1482 WREG32(RADEON_DISP_LIN_TRANS_GRPH_D, 0x000003f0);
1483 WREG32(RADEON_DISP_LIN_TRANS_GRPH_E, 0x00000000);
1484 WREG32(RADEON_DISP_LIN_TRANS_GRPH_F, 0x000003f0);
1485
1486 WREG32(RADEON_CRTC2_H_TOTAL_DISP, 0x01000008);
1487 WREG32(RADEON_CRTC2_H_SYNC_STRT_WID, 0x00000800);
1488 WREG32(RADEON_CRTC2_V_TOTAL_DISP, 0x00080001);
1489 WREG32(RADEON_CRTC2_V_SYNC_STRT_WID, 0x00000080);
1490
1491 for (i = 0; i < 200; i++) {
1492 tmp = RREG32(RADEON_GPIO_MONID);
1493 if (tmp & RADEON_GPIO_Y_0)
1494 found = true;
1495
1496 if (found)
1497 break;
1498
1499 if (!drm_can_sleep())
1500 mdelay(1);
1501 else
1502 msleep(1);
1503 }
1504
1505 /* restore the regs we used */
1506 WREG32(RADEON_DISP_LIN_TRANS_GRPH_A, disp_lin_trans_grph_a);
1507 WREG32(RADEON_DISP_LIN_TRANS_GRPH_B, disp_lin_trans_grph_b);
1508 WREG32(RADEON_DISP_LIN_TRANS_GRPH_C, disp_lin_trans_grph_c);
1509 WREG32(RADEON_DISP_LIN_TRANS_GRPH_D, disp_lin_trans_grph_d);
1510 WREG32(RADEON_DISP_LIN_TRANS_GRPH_E, disp_lin_trans_grph_e);
1511 WREG32(RADEON_DISP_LIN_TRANS_GRPH_F, disp_lin_trans_grph_f);
1512 WREG32(RADEON_CRTC2_H_TOTAL_DISP, crtc2_h_total_disp);
1513 WREG32(RADEON_CRTC2_V_TOTAL_DISP, crtc2_v_total_disp);
1514 WREG32(RADEON_CRTC2_H_SYNC_STRT_WID, crtc2_h_sync_strt_wid);
1515 WREG32(RADEON_CRTC2_V_SYNC_STRT_WID, crtc2_v_sync_strt_wid);
1516 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1517 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1518 WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
1519 WREG32(RADEON_GPIO_MONID, gpio_monid);
1520
1521 return found;
1522}
1523
1524static enum drm_connector_status radeon_legacy_tv_dac_detect(struct drm_encoder *encoder,
1525 struct drm_connector *connector)
1526{
1527 struct drm_device *dev = encoder->dev;
1528 struct radeon_device *rdev = dev->dev_private;
1529 uint32_t crtc2_gen_cntl = 0, tv_dac_cntl, dac_cntl2, dac_ext_cntl;
1530 uint32_t gpiopad_a = 0, pixclks_cntl, tmp;
1531 uint32_t disp_output_cntl = 0, disp_hw_debug = 0, crtc_ext_cntl = 0;
1532 enum drm_connector_status found = connector_status_disconnected;
1533 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1534 struct radeon_encoder_tv_dac *tv_dac = radeon_encoder->enc_priv;
1535 bool color = true;
1536 struct drm_crtc *crtc;
1537
1538 /* find out if crtc2 is in use or if this encoder is using it */
1539 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
1540 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1541 if ((radeon_crtc->crtc_id == 1) && crtc->enabled) {
1542 if (encoder->crtc != crtc) {
1543 return connector_status_disconnected;
1544 }
1545 }
1546 }
1547
1548 if (connector->connector_type == DRM_MODE_CONNECTOR_SVIDEO ||
1549 connector->connector_type == DRM_MODE_CONNECTOR_Composite ||
1550 connector->connector_type == DRM_MODE_CONNECTOR_9PinDIN) {
1551 bool tv_detect;
1552
1553 if (radeon_encoder->active_device && !(radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT))
1554 return connector_status_disconnected;
1555
1556 tv_detect = radeon_legacy_tv_detect(encoder, connector);
1557 if (tv_detect && tv_dac)
1558 found = connector_status_connected;
1559 return found;
1560 }
1561
1562 /* don't probe if the encoder is being used for something else not CRT related */
1563 if (radeon_encoder->active_device && !(radeon_encoder->active_device & ATOM_DEVICE_CRT_SUPPORT)) {
1564 DRM_INFO("not detecting due to %08x\n", radeon_encoder->active_device);
1565 return connector_status_disconnected;
1566 }
1567
1568 /* R200 uses an external DAC for secondary DAC */
1569 if (rdev->family == CHIP_R200) {
1570 if (radeon_legacy_ext_dac_detect(encoder, connector))
1571 found = connector_status_connected;
1572 return found;
1573 }
1574
1575 /* save the regs we need */
1576 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL);
1577
1578 if (rdev->flags & RADEON_SINGLE_CRTC) {
1579 crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
1580 } else {
1581 if (ASIC_IS_R300(rdev)) {
1582 gpiopad_a = RREG32(RADEON_GPIOPAD_A);
1583 disp_output_cntl = RREG32(RADEON_DISP_OUTPUT_CNTL);
1584 } else {
1585 disp_hw_debug = RREG32(RADEON_DISP_HW_DEBUG);
1586 }
1587 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
1588 }
1589 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
1590 dac_ext_cntl = RREG32(RADEON_DAC_EXT_CNTL);
1591 dac_cntl2 = RREG32(RADEON_DAC_CNTL2);
1592
1593 tmp = pixclks_cntl & ~(RADEON_PIX2CLK_ALWAYS_ONb
1594 | RADEON_PIX2CLK_DAC_ALWAYS_ONb);
1595 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);
1596
1597 if (rdev->flags & RADEON_SINGLE_CRTC) {
1598 tmp = crtc_ext_cntl | RADEON_CRTC_CRT_ON;
1599 WREG32(RADEON_CRTC_EXT_CNTL, tmp);
1600 } else {
1601 tmp = crtc2_gen_cntl & ~RADEON_CRTC2_PIX_WIDTH_MASK;
1602 tmp |= RADEON_CRTC2_CRT2_ON |
1603 (2 << RADEON_CRTC2_PIX_WIDTH_SHIFT);
1604 WREG32(RADEON_CRTC2_GEN_CNTL, tmp);
1605
1606 if (ASIC_IS_R300(rdev)) {
1607 WREG32_P(RADEON_GPIOPAD_A, 1, ~1);
1608 tmp = disp_output_cntl & ~RADEON_DISP_TVDAC_SOURCE_MASK;
1609 tmp |= RADEON_DISP_TVDAC_SOURCE_CRTC2;
1610 WREG32(RADEON_DISP_OUTPUT_CNTL, tmp);
1611 } else {
1612 tmp = disp_hw_debug & ~RADEON_CRT2_DISP1_SEL;
1613 WREG32(RADEON_DISP_HW_DEBUG, tmp);
1614 }
1615 }
1616
1617 tmp = RADEON_TV_DAC_NBLANK |
1618 RADEON_TV_DAC_NHOLD |
1619 RADEON_TV_MONITOR_DETECT_EN |
1620 RADEON_TV_DAC_STD_PS2;
1621
1622 WREG32(RADEON_TV_DAC_CNTL, tmp);
1623
1624 tmp = RADEON_DAC2_FORCE_BLANK_OFF_EN |
1625 RADEON_DAC2_FORCE_DATA_EN;
1626
1627 if (color)
1628 tmp |= RADEON_DAC_FORCE_DATA_SEL_RGB;
1629 else
1630 tmp |= RADEON_DAC_FORCE_DATA_SEL_G;
1631
1632 if (ASIC_IS_R300(rdev))
1633 tmp |= (0x1b6 << RADEON_DAC_FORCE_DATA_SHIFT);
1634 else
1635 tmp |= (0x180 << RADEON_DAC_FORCE_DATA_SHIFT);
1636
1637 WREG32(RADEON_DAC_EXT_CNTL, tmp);
1638
1639 tmp = dac_cntl2 | RADEON_DAC2_DAC2_CLK_SEL | RADEON_DAC2_CMP_EN;
1640 WREG32(RADEON_DAC_CNTL2, tmp);
1641
1642 mdelay(10);
1643
1644 if (ASIC_IS_R300(rdev)) {
1645 if (RREG32(RADEON_DAC_CNTL2) & RADEON_DAC2_CMP_OUT_B)
1646 found = connector_status_connected;
1647 } else {
1648 if (RREG32(RADEON_DAC_CNTL2) & RADEON_DAC2_CMP_OUTPUT)
1649 found = connector_status_connected;
1650 }
1651
1652 /* restore regs we used */
1653 WREG32(RADEON_DAC_CNTL2, dac_cntl2);
1654 WREG32(RADEON_DAC_EXT_CNTL, dac_ext_cntl);
1655 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
1656
1657 if (rdev->flags & RADEON_SINGLE_CRTC) {
1658 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
1659 } else {
1660 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1661 if (ASIC_IS_R300(rdev)) {
1662 WREG32(RADEON_DISP_OUTPUT_CNTL, disp_output_cntl);
1663 WREG32_P(RADEON_GPIOPAD_A, gpiopad_a, ~1);
1664 } else {
1665 WREG32(RADEON_DISP_HW_DEBUG, disp_hw_debug);
1666 }
1667 }
1668
1669 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);
1670
1671 return found;
1672
1673}
1674
1675static const struct drm_encoder_helper_funcs radeon_legacy_tv_dac_helper_funcs = {
1676 .dpms = radeon_legacy_tv_dac_dpms,
1677 .mode_fixup = radeon_legacy_mode_fixup,
1678 .prepare = radeon_legacy_tv_dac_prepare,
1679 .mode_set = radeon_legacy_tv_dac_mode_set,
1680 .commit = radeon_legacy_tv_dac_commit,
1681 .detect = radeon_legacy_tv_dac_detect,
1682 .disable = radeon_legacy_encoder_disable,
1683};
1684
1685
1686static const struct drm_encoder_funcs radeon_legacy_tv_dac_enc_funcs = {
1687 .destroy = radeon_enc_destroy,
1688};
1689
1690
1691static struct radeon_encoder_int_tmds *radeon_legacy_get_tmds_info(struct radeon_encoder *encoder)
1692{
1693 struct drm_device *dev = encoder->base.dev;
1694 struct radeon_device *rdev = dev->dev_private;
1695 struct radeon_encoder_int_tmds *tmds;
1696 bool ret;
1697
1698 tmds = kzalloc(sizeof(struct radeon_encoder_int_tmds), GFP_KERNEL);
1699
1700 if (!tmds)
1701 return NULL;
1702
1703 if (rdev->is_atom_bios)
1704 ret = radeon_atombios_get_tmds_info(encoder, tmds);
1705 else
1706 ret = radeon_legacy_get_tmds_info_from_combios(encoder, tmds);
1707
1708 if (!ret)
1709 radeon_legacy_get_tmds_info_from_table(encoder, tmds);
1710
1711 return tmds;
1712}
1713
1714static struct radeon_encoder_ext_tmds *radeon_legacy_get_ext_tmds_info(struct radeon_encoder *encoder)
1715{
1716 struct drm_device *dev = encoder->base.dev;
1717 struct radeon_device *rdev = dev->dev_private;
1718 struct radeon_encoder_ext_tmds *tmds;
1719 bool ret;
1720
1721 if (rdev->is_atom_bios)
1722 return NULL;
1723
1724 tmds = kzalloc(sizeof(struct radeon_encoder_ext_tmds), GFP_KERNEL);
1725
1726 if (!tmds)
1727 return NULL;
1728
1729 ret = radeon_legacy_get_ext_tmds_info_from_combios(encoder, tmds);
1730
1731 if (!ret)
1732 radeon_legacy_get_ext_tmds_info_from_table(encoder, tmds);
1733
1734 return tmds;
1735}
1736
1737void
1738radeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_enum, uint32_t supported_device)
1739{
1740 struct radeon_device *rdev = dev->dev_private;
1741 struct drm_encoder *encoder;
1742 struct radeon_encoder *radeon_encoder;
1743
1744 /* see if we already added it */
1745 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1746 radeon_encoder = to_radeon_encoder(encoder);
1747 if (radeon_encoder->encoder_enum == encoder_enum) {
1748 radeon_encoder->devices |= supported_device;
1749 return;
1750 }
1751
1752 }
1753
1754 /* add a new one */
1755 radeon_encoder = kzalloc(sizeof(struct radeon_encoder), GFP_KERNEL);
1756 if (!radeon_encoder)
1757 return;
1758
1759 encoder = &radeon_encoder->base;
1760 if (rdev->flags & RADEON_SINGLE_CRTC)
1761 encoder->possible_crtcs = 0x1;
1762 else
1763 encoder->possible_crtcs = 0x3;
1764
1765 radeon_encoder->enc_priv = NULL;
1766
1767 radeon_encoder->encoder_enum = encoder_enum;
1768 radeon_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
1769 radeon_encoder->devices = supported_device;
1770 radeon_encoder->rmx_type = RMX_OFF;
1771
1772 switch (radeon_encoder->encoder_id) {
1773 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1774 encoder->possible_crtcs = 0x1;
1775 drm_encoder_init(dev, encoder, &radeon_legacy_lvds_enc_funcs,
1776 DRM_MODE_ENCODER_LVDS, NULL);
1777 drm_encoder_helper_add(encoder, &radeon_legacy_lvds_helper_funcs);
1778 if (rdev->is_atom_bios)
1779 radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder);
1780 else
1781 radeon_encoder->enc_priv = radeon_combios_get_lvds_info(radeon_encoder);
1782 radeon_encoder->rmx_type = RMX_FULL;
1783 break;
1784 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1785 drm_encoder_init(dev, encoder, &radeon_legacy_tmds_int_enc_funcs,
1786 DRM_MODE_ENCODER_TMDS, NULL);
1787 drm_encoder_helper_add(encoder, &radeon_legacy_tmds_int_helper_funcs);
1788 radeon_encoder->enc_priv = radeon_legacy_get_tmds_info(radeon_encoder);
1789 break;
1790 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1791 drm_encoder_init(dev, encoder, &radeon_legacy_primary_dac_enc_funcs,
1792 DRM_MODE_ENCODER_DAC, NULL);
1793 drm_encoder_helper_add(encoder, &radeon_legacy_primary_dac_helper_funcs);
1794 if (rdev->is_atom_bios)
1795 radeon_encoder->enc_priv = radeon_atombios_get_primary_dac_info(radeon_encoder);
1796 else
1797 radeon_encoder->enc_priv = radeon_combios_get_primary_dac_info(radeon_encoder);
1798 break;
1799 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1800 drm_encoder_init(dev, encoder, &radeon_legacy_tv_dac_enc_funcs,
1801 DRM_MODE_ENCODER_TVDAC, NULL);
1802 drm_encoder_helper_add(encoder, &radeon_legacy_tv_dac_helper_funcs);
1803 if (rdev->is_atom_bios)
1804 radeon_encoder->enc_priv = radeon_atombios_get_tv_dac_info(radeon_encoder);
1805 else
1806 radeon_encoder->enc_priv = radeon_combios_get_tv_dac_info(radeon_encoder);
1807 break;
1808 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1809 drm_encoder_init(dev, encoder, &radeon_legacy_tmds_ext_enc_funcs,
1810 DRM_MODE_ENCODER_TMDS, NULL);
1811 drm_encoder_helper_add(encoder, &radeon_legacy_tmds_ext_helper_funcs);
1812 if (!rdev->is_atom_bios)
1813 radeon_encoder->enc_priv = radeon_legacy_get_ext_tmds_info(radeon_encoder);
1814 break;
1815 }
1816}