Loading...
1/*
2 * Intel Multiprocessor Specification 1.1 and 1.4
3 * compliant MP-table parsing routines.
4 *
5 * (c) 1995 Alan Cox, Building #3 <alan@lxorguk.ukuu.org.uk>
6 * (c) 1998, 1999, 2000, 2009 Ingo Molnar <mingo@redhat.com>
7 * (c) 2008 Alexey Starikovskiy <astarikovskiy@suse.de>
8 */
9
10#include <linux/mm.h>
11#include <linux/init.h>
12#include <linux/delay.h>
13#include <linux/bootmem.h>
14#include <linux/memblock.h>
15#include <linux/kernel_stat.h>
16#include <linux/mc146818rtc.h>
17#include <linux/bitops.h>
18#include <linux/acpi.h>
19#include <linux/module.h>
20#include <linux/smp.h>
21#include <linux/pci.h>
22
23#include <asm/mtrr.h>
24#include <asm/mpspec.h>
25#include <asm/pgalloc.h>
26#include <asm/io_apic.h>
27#include <asm/proto.h>
28#include <asm/bios_ebda.h>
29#include <asm/e820.h>
30#include <asm/trampoline.h>
31#include <asm/setup.h>
32#include <asm/smp.h>
33
34#include <asm/apic.h>
35/*
36 * Checksum an MP configuration block.
37 */
38
39static int __init mpf_checksum(unsigned char *mp, int len)
40{
41 int sum = 0;
42
43 while (len--)
44 sum += *mp++;
45
46 return sum & 0xFF;
47}
48
49int __init default_mpc_apic_id(struct mpc_cpu *m)
50{
51 return m->apicid;
52}
53
54static void __init MP_processor_info(struct mpc_cpu *m)
55{
56 int apicid;
57 char *bootup_cpu = "";
58
59 if (!(m->cpuflag & CPU_ENABLED)) {
60 disabled_cpus++;
61 return;
62 }
63
64 apicid = x86_init.mpparse.mpc_apic_id(m);
65
66 if (m->cpuflag & CPU_BOOTPROCESSOR) {
67 bootup_cpu = " (Bootup-CPU)";
68 boot_cpu_physical_apicid = m->apicid;
69 }
70
71 printk(KERN_INFO "Processor #%d%s\n", m->apicid, bootup_cpu);
72 generic_processor_info(apicid, m->apicver);
73}
74
75#ifdef CONFIG_X86_IO_APIC
76void __init default_mpc_oem_bus_info(struct mpc_bus *m, char *str)
77{
78 memcpy(str, m->bustype, 6);
79 str[6] = 0;
80 apic_printk(APIC_VERBOSE, "Bus #%d is %s\n", m->busid, str);
81}
82
83static void __init MP_bus_info(struct mpc_bus *m)
84{
85 char str[7];
86
87 x86_init.mpparse.mpc_oem_bus_info(m, str);
88
89#if MAX_MP_BUSSES < 256
90 if (m->busid >= MAX_MP_BUSSES) {
91 printk(KERN_WARNING "MP table busid value (%d) for bustype %s "
92 " is too large, max. supported is %d\n",
93 m->busid, str, MAX_MP_BUSSES - 1);
94 return;
95 }
96#endif
97
98 if (strncmp(str, BUSTYPE_ISA, sizeof(BUSTYPE_ISA) - 1) == 0) {
99 set_bit(m->busid, mp_bus_not_pci);
100#if defined(CONFIG_EISA) || defined(CONFIG_MCA)
101 mp_bus_id_to_type[m->busid] = MP_BUS_ISA;
102#endif
103 } else if (strncmp(str, BUSTYPE_PCI, sizeof(BUSTYPE_PCI) - 1) == 0) {
104 if (x86_init.mpparse.mpc_oem_pci_bus)
105 x86_init.mpparse.mpc_oem_pci_bus(m);
106
107 clear_bit(m->busid, mp_bus_not_pci);
108#if defined(CONFIG_EISA) || defined(CONFIG_MCA)
109 mp_bus_id_to_type[m->busid] = MP_BUS_PCI;
110 } else if (strncmp(str, BUSTYPE_EISA, sizeof(BUSTYPE_EISA) - 1) == 0) {
111 mp_bus_id_to_type[m->busid] = MP_BUS_EISA;
112 } else if (strncmp(str, BUSTYPE_MCA, sizeof(BUSTYPE_MCA) - 1) == 0) {
113 mp_bus_id_to_type[m->busid] = MP_BUS_MCA;
114#endif
115 } else
116 printk(KERN_WARNING "Unknown bustype %s - ignoring\n", str);
117}
118
119static void __init MP_ioapic_info(struct mpc_ioapic *m)
120{
121 if (m->flags & MPC_APIC_USABLE)
122 mp_register_ioapic(m->apicid, m->apicaddr, gsi_top);
123}
124
125static void __init print_mp_irq_info(struct mpc_intsrc *mp_irq)
126{
127 apic_printk(APIC_VERBOSE, "Int: type %d, pol %d, trig %d, bus %02x,"
128 " IRQ %02x, APIC ID %x, APIC INT %02x\n",
129 mp_irq->irqtype, mp_irq->irqflag & 3,
130 (mp_irq->irqflag >> 2) & 3, mp_irq->srcbus,
131 mp_irq->srcbusirq, mp_irq->dstapic, mp_irq->dstirq);
132}
133
134#else /* CONFIG_X86_IO_APIC */
135static inline void __init MP_bus_info(struct mpc_bus *m) {}
136static inline void __init MP_ioapic_info(struct mpc_ioapic *m) {}
137#endif /* CONFIG_X86_IO_APIC */
138
139static void __init MP_lintsrc_info(struct mpc_lintsrc *m)
140{
141 apic_printk(APIC_VERBOSE, "Lint: type %d, pol %d, trig %d, bus %02x,"
142 " IRQ %02x, APIC ID %x, APIC LINT %02x\n",
143 m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbusid,
144 m->srcbusirq, m->destapic, m->destapiclint);
145}
146
147/*
148 * Read/parse the MPC
149 */
150static int __init smp_check_mpc(struct mpc_table *mpc, char *oem, char *str)
151{
152
153 if (memcmp(mpc->signature, MPC_SIGNATURE, 4)) {
154 printk(KERN_ERR "MPTABLE: bad signature [%c%c%c%c]!\n",
155 mpc->signature[0], mpc->signature[1],
156 mpc->signature[2], mpc->signature[3]);
157 return 0;
158 }
159 if (mpf_checksum((unsigned char *)mpc, mpc->length)) {
160 printk(KERN_ERR "MPTABLE: checksum error!\n");
161 return 0;
162 }
163 if (mpc->spec != 0x01 && mpc->spec != 0x04) {
164 printk(KERN_ERR "MPTABLE: bad table version (%d)!!\n",
165 mpc->spec);
166 return 0;
167 }
168 if (!mpc->lapic) {
169 printk(KERN_ERR "MPTABLE: null local APIC address!\n");
170 return 0;
171 }
172 memcpy(oem, mpc->oem, 8);
173 oem[8] = 0;
174 printk(KERN_INFO "MPTABLE: OEM ID: %s\n", oem);
175
176 memcpy(str, mpc->productid, 12);
177 str[12] = 0;
178
179 printk(KERN_INFO "MPTABLE: Product ID: %s\n", str);
180
181 printk(KERN_INFO "MPTABLE: APIC at: 0x%X\n", mpc->lapic);
182
183 return 1;
184}
185
186static void skip_entry(unsigned char **ptr, int *count, int size)
187{
188 *ptr += size;
189 *count += size;
190}
191
192static void __init smp_dump_mptable(struct mpc_table *mpc, unsigned char *mpt)
193{
194 printk(KERN_ERR "Your mptable is wrong, contact your HW vendor!\n"
195 "type %x\n", *mpt);
196 print_hex_dump(KERN_ERR, " ", DUMP_PREFIX_ADDRESS, 16,
197 1, mpc, mpc->length, 1);
198}
199
200void __init default_smp_read_mpc_oem(struct mpc_table *mpc) { }
201
202static int __init smp_read_mpc(struct mpc_table *mpc, unsigned early)
203{
204 char str[16];
205 char oem[10];
206
207 int count = sizeof(*mpc);
208 unsigned char *mpt = ((unsigned char *)mpc) + count;
209
210 if (!smp_check_mpc(mpc, oem, str))
211 return 0;
212
213#ifdef CONFIG_X86_32
214 generic_mps_oem_check(mpc, oem, str);
215#endif
216 /* Initialize the lapic mapping */
217 if (!acpi_lapic)
218 register_lapic_address(mpc->lapic);
219
220 if (early)
221 return 1;
222
223 if (mpc->oemptr)
224 x86_init.mpparse.smp_read_mpc_oem(mpc);
225
226 /*
227 * Now process the configuration blocks.
228 */
229 x86_init.mpparse.mpc_record(0);
230
231 while (count < mpc->length) {
232 switch (*mpt) {
233 case MP_PROCESSOR:
234 /* ACPI may have already provided this data */
235 if (!acpi_lapic)
236 MP_processor_info((struct mpc_cpu *)mpt);
237 skip_entry(&mpt, &count, sizeof(struct mpc_cpu));
238 break;
239 case MP_BUS:
240 MP_bus_info((struct mpc_bus *)mpt);
241 skip_entry(&mpt, &count, sizeof(struct mpc_bus));
242 break;
243 case MP_IOAPIC:
244 MP_ioapic_info((struct mpc_ioapic *)mpt);
245 skip_entry(&mpt, &count, sizeof(struct mpc_ioapic));
246 break;
247 case MP_INTSRC:
248 mp_save_irq((struct mpc_intsrc *)mpt);
249 skip_entry(&mpt, &count, sizeof(struct mpc_intsrc));
250 break;
251 case MP_LINTSRC:
252 MP_lintsrc_info((struct mpc_lintsrc *)mpt);
253 skip_entry(&mpt, &count, sizeof(struct mpc_lintsrc));
254 break;
255 default:
256 /* wrong mptable */
257 smp_dump_mptable(mpc, mpt);
258 count = mpc->length;
259 break;
260 }
261 x86_init.mpparse.mpc_record(1);
262 }
263
264 if (!num_processors)
265 printk(KERN_ERR "MPTABLE: no processors registered!\n");
266 return num_processors;
267}
268
269#ifdef CONFIG_X86_IO_APIC
270
271static int __init ELCR_trigger(unsigned int irq)
272{
273 unsigned int port;
274
275 port = 0x4d0 + (irq >> 3);
276 return (inb(port) >> (irq & 7)) & 1;
277}
278
279static void __init construct_default_ioirq_mptable(int mpc_default_type)
280{
281 struct mpc_intsrc intsrc;
282 int i;
283 int ELCR_fallback = 0;
284
285 intsrc.type = MP_INTSRC;
286 intsrc.irqflag = 0; /* conforming */
287 intsrc.srcbus = 0;
288 intsrc.dstapic = mpc_ioapic_id(0);
289
290 intsrc.irqtype = mp_INT;
291
292 /*
293 * If true, we have an ISA/PCI system with no IRQ entries
294 * in the MP table. To prevent the PCI interrupts from being set up
295 * incorrectly, we try to use the ELCR. The sanity check to see if
296 * there is good ELCR data is very simple - IRQ0, 1, 2 and 13 can
297 * never be level sensitive, so we simply see if the ELCR agrees.
298 * If it does, we assume it's valid.
299 */
300 if (mpc_default_type == 5) {
301 printk(KERN_INFO "ISA/PCI bus type with no IRQ information... "
302 "falling back to ELCR\n");
303
304 if (ELCR_trigger(0) || ELCR_trigger(1) || ELCR_trigger(2) ||
305 ELCR_trigger(13))
306 printk(KERN_ERR "ELCR contains invalid data... "
307 "not using ELCR\n");
308 else {
309 printk(KERN_INFO
310 "Using ELCR to identify PCI interrupts\n");
311 ELCR_fallback = 1;
312 }
313 }
314
315 for (i = 0; i < 16; i++) {
316 switch (mpc_default_type) {
317 case 2:
318 if (i == 0 || i == 13)
319 continue; /* IRQ0 & IRQ13 not connected */
320 /* fall through */
321 default:
322 if (i == 2)
323 continue; /* IRQ2 is never connected */
324 }
325
326 if (ELCR_fallback) {
327 /*
328 * If the ELCR indicates a level-sensitive interrupt, we
329 * copy that information over to the MP table in the
330 * irqflag field (level sensitive, active high polarity).
331 */
332 if (ELCR_trigger(i))
333 intsrc.irqflag = 13;
334 else
335 intsrc.irqflag = 0;
336 }
337
338 intsrc.srcbusirq = i;
339 intsrc.dstirq = i ? i : 2; /* IRQ0 to INTIN2 */
340 mp_save_irq(&intsrc);
341 }
342
343 intsrc.irqtype = mp_ExtINT;
344 intsrc.srcbusirq = 0;
345 intsrc.dstirq = 0; /* 8259A to INTIN0 */
346 mp_save_irq(&intsrc);
347}
348
349
350static void __init construct_ioapic_table(int mpc_default_type)
351{
352 struct mpc_ioapic ioapic;
353 struct mpc_bus bus;
354
355 bus.type = MP_BUS;
356 bus.busid = 0;
357 switch (mpc_default_type) {
358 default:
359 printk(KERN_ERR "???\nUnknown standard configuration %d\n",
360 mpc_default_type);
361 /* fall through */
362 case 1:
363 case 5:
364 memcpy(bus.bustype, "ISA ", 6);
365 break;
366 case 2:
367 case 6:
368 case 3:
369 memcpy(bus.bustype, "EISA ", 6);
370 break;
371 case 4:
372 case 7:
373 memcpy(bus.bustype, "MCA ", 6);
374 }
375 MP_bus_info(&bus);
376 if (mpc_default_type > 4) {
377 bus.busid = 1;
378 memcpy(bus.bustype, "PCI ", 6);
379 MP_bus_info(&bus);
380 }
381
382 ioapic.type = MP_IOAPIC;
383 ioapic.apicid = 2;
384 ioapic.apicver = mpc_default_type > 4 ? 0x10 : 0x01;
385 ioapic.flags = MPC_APIC_USABLE;
386 ioapic.apicaddr = IO_APIC_DEFAULT_PHYS_BASE;
387 MP_ioapic_info(&ioapic);
388
389 /*
390 * We set up most of the low 16 IO-APIC pins according to MPS rules.
391 */
392 construct_default_ioirq_mptable(mpc_default_type);
393}
394#else
395static inline void __init construct_ioapic_table(int mpc_default_type) { }
396#endif
397
398static inline void __init construct_default_ISA_mptable(int mpc_default_type)
399{
400 struct mpc_cpu processor;
401 struct mpc_lintsrc lintsrc;
402 int linttypes[2] = { mp_ExtINT, mp_NMI };
403 int i;
404
405 /*
406 * local APIC has default address
407 */
408 mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;
409
410 /*
411 * 2 CPUs, numbered 0 & 1.
412 */
413 processor.type = MP_PROCESSOR;
414 /* Either an integrated APIC or a discrete 82489DX. */
415 processor.apicver = mpc_default_type > 4 ? 0x10 : 0x01;
416 processor.cpuflag = CPU_ENABLED;
417 processor.cpufeature = (boot_cpu_data.x86 << 8) |
418 (boot_cpu_data.x86_model << 4) | boot_cpu_data.x86_mask;
419 processor.featureflag = boot_cpu_data.x86_capability[0];
420 processor.reserved[0] = 0;
421 processor.reserved[1] = 0;
422 for (i = 0; i < 2; i++) {
423 processor.apicid = i;
424 MP_processor_info(&processor);
425 }
426
427 construct_ioapic_table(mpc_default_type);
428
429 lintsrc.type = MP_LINTSRC;
430 lintsrc.irqflag = 0; /* conforming */
431 lintsrc.srcbusid = 0;
432 lintsrc.srcbusirq = 0;
433 lintsrc.destapic = MP_APIC_ALL;
434 for (i = 0; i < 2; i++) {
435 lintsrc.irqtype = linttypes[i];
436 lintsrc.destapiclint = i;
437 MP_lintsrc_info(&lintsrc);
438 }
439}
440
441static struct mpf_intel *mpf_found;
442
443static unsigned long __init get_mpc_size(unsigned long physptr)
444{
445 struct mpc_table *mpc;
446 unsigned long size;
447
448 mpc = early_ioremap(physptr, PAGE_SIZE);
449 size = mpc->length;
450 early_iounmap(mpc, PAGE_SIZE);
451 apic_printk(APIC_VERBOSE, " mpc: %lx-%lx\n", physptr, physptr + size);
452
453 return size;
454}
455
456static int __init check_physptr(struct mpf_intel *mpf, unsigned int early)
457{
458 struct mpc_table *mpc;
459 unsigned long size;
460
461 size = get_mpc_size(mpf->physptr);
462 mpc = early_ioremap(mpf->physptr, size);
463 /*
464 * Read the physical hardware table. Anything here will
465 * override the defaults.
466 */
467 if (!smp_read_mpc(mpc, early)) {
468#ifdef CONFIG_X86_LOCAL_APIC
469 smp_found_config = 0;
470#endif
471 printk(KERN_ERR "BIOS bug, MP table errors detected!...\n"
472 "... disabling SMP support. (tell your hw vendor)\n");
473 early_iounmap(mpc, size);
474 return -1;
475 }
476 early_iounmap(mpc, size);
477
478 if (early)
479 return -1;
480
481#ifdef CONFIG_X86_IO_APIC
482 /*
483 * If there are no explicit MP IRQ entries, then we are
484 * broken. We set up most of the low 16 IO-APIC pins to
485 * ISA defaults and hope it will work.
486 */
487 if (!mp_irq_entries) {
488 struct mpc_bus bus;
489
490 printk(KERN_ERR "BIOS bug, no explicit IRQ entries, "
491 "using default mptable. (tell your hw vendor)\n");
492
493 bus.type = MP_BUS;
494 bus.busid = 0;
495 memcpy(bus.bustype, "ISA ", 6);
496 MP_bus_info(&bus);
497
498 construct_default_ioirq_mptable(0);
499 }
500#endif
501
502 return 0;
503}
504
505/*
506 * Scan the memory blocks for an SMP configuration block.
507 */
508void __init default_get_smp_config(unsigned int early)
509{
510 struct mpf_intel *mpf = mpf_found;
511
512 if (!mpf)
513 return;
514
515 if (acpi_lapic && early)
516 return;
517
518 /*
519 * MPS doesn't support hyperthreading, aka only have
520 * thread 0 apic id in MPS table
521 */
522 if (acpi_lapic && acpi_ioapic)
523 return;
524
525 printk(KERN_INFO "Intel MultiProcessor Specification v1.%d\n",
526 mpf->specification);
527#if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32)
528 if (mpf->feature2 & (1 << 7)) {
529 printk(KERN_INFO " IMCR and PIC compatibility mode.\n");
530 pic_mode = 1;
531 } else {
532 printk(KERN_INFO " Virtual Wire compatibility mode.\n");
533 pic_mode = 0;
534 }
535#endif
536 /*
537 * Now see if we need to read further.
538 */
539 if (mpf->feature1 != 0) {
540 if (early) {
541 /*
542 * local APIC has default address
543 */
544 mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;
545 return;
546 }
547
548 printk(KERN_INFO "Default MP configuration #%d\n",
549 mpf->feature1);
550 construct_default_ISA_mptable(mpf->feature1);
551
552 } else if (mpf->physptr) {
553 if (check_physptr(mpf, early))
554 return;
555 } else
556 BUG();
557
558 if (!early)
559 printk(KERN_INFO "Processors: %d\n", num_processors);
560 /*
561 * Only use the first configuration found.
562 */
563}
564
565static void __init smp_reserve_memory(struct mpf_intel *mpf)
566{
567 unsigned long size = get_mpc_size(mpf->physptr);
568
569 memblock_x86_reserve_range(mpf->physptr, mpf->physptr+size, "* MP-table mpc");
570}
571
572static int __init smp_scan_config(unsigned long base, unsigned long length)
573{
574 unsigned int *bp = phys_to_virt(base);
575 struct mpf_intel *mpf;
576 unsigned long mem;
577
578 apic_printk(APIC_VERBOSE, "Scan SMP from %p for %ld bytes.\n",
579 bp, length);
580 BUILD_BUG_ON(sizeof(*mpf) != 16);
581
582 while (length > 0) {
583 mpf = (struct mpf_intel *)bp;
584 if ((*bp == SMP_MAGIC_IDENT) &&
585 (mpf->length == 1) &&
586 !mpf_checksum((unsigned char *)bp, 16) &&
587 ((mpf->specification == 1)
588 || (mpf->specification == 4))) {
589#ifdef CONFIG_X86_LOCAL_APIC
590 smp_found_config = 1;
591#endif
592 mpf_found = mpf;
593
594 printk(KERN_INFO "found SMP MP-table at [%p] %llx\n",
595 mpf, (u64)virt_to_phys(mpf));
596
597 mem = virt_to_phys(mpf);
598 memblock_x86_reserve_range(mem, mem + sizeof(*mpf), "* MP-table mpf");
599 if (mpf->physptr)
600 smp_reserve_memory(mpf);
601
602 return 1;
603 }
604 bp += 4;
605 length -= 16;
606 }
607 return 0;
608}
609
610void __init default_find_smp_config(void)
611{
612 unsigned int address;
613
614 /*
615 * FIXME: Linux assumes you have 640K of base ram..
616 * this continues the error...
617 *
618 * 1) Scan the bottom 1K for a signature
619 * 2) Scan the top 1K of base RAM
620 * 3) Scan the 64K of bios
621 */
622 if (smp_scan_config(0x0, 0x400) ||
623 smp_scan_config(639 * 0x400, 0x400) ||
624 smp_scan_config(0xF0000, 0x10000))
625 return;
626 /*
627 * If it is an SMP machine we should know now, unless the
628 * configuration is in an EISA/MCA bus machine with an
629 * extended bios data area.
630 *
631 * there is a real-mode segmented pointer pointing to the
632 * 4K EBDA area at 0x40E, calculate and scan it here.
633 *
634 * NOTE! There are Linux loaders that will corrupt the EBDA
635 * area, and as such this kind of SMP config may be less
636 * trustworthy, simply because the SMP table may have been
637 * stomped on during early boot. These loaders are buggy and
638 * should be fixed.
639 *
640 * MP1.4 SPEC states to only scan first 1K of 4K EBDA.
641 */
642
643 address = get_bios_ebda();
644 if (address)
645 smp_scan_config(address, 0x400);
646}
647
648#ifdef CONFIG_X86_IO_APIC
649static u8 __initdata irq_used[MAX_IRQ_SOURCES];
650
651static int __init get_MP_intsrc_index(struct mpc_intsrc *m)
652{
653 int i;
654
655 if (m->irqtype != mp_INT)
656 return 0;
657
658 if (m->irqflag != 0x0f)
659 return 0;
660
661 /* not legacy */
662
663 for (i = 0; i < mp_irq_entries; i++) {
664 if (mp_irqs[i].irqtype != mp_INT)
665 continue;
666
667 if (mp_irqs[i].irqflag != 0x0f)
668 continue;
669
670 if (mp_irqs[i].srcbus != m->srcbus)
671 continue;
672 if (mp_irqs[i].srcbusirq != m->srcbusirq)
673 continue;
674 if (irq_used[i]) {
675 /* already claimed */
676 return -2;
677 }
678 irq_used[i] = 1;
679 return i;
680 }
681
682 /* not found */
683 return -1;
684}
685
686#define SPARE_SLOT_NUM 20
687
688static struct mpc_intsrc __initdata *m_spare[SPARE_SLOT_NUM];
689
690static void __init check_irq_src(struct mpc_intsrc *m, int *nr_m_spare)
691{
692 int i;
693
694 apic_printk(APIC_VERBOSE, "OLD ");
695 print_mp_irq_info(m);
696
697 i = get_MP_intsrc_index(m);
698 if (i > 0) {
699 memcpy(m, &mp_irqs[i], sizeof(*m));
700 apic_printk(APIC_VERBOSE, "NEW ");
701 print_mp_irq_info(&mp_irqs[i]);
702 return;
703 }
704 if (!i) {
705 /* legacy, do nothing */
706 return;
707 }
708 if (*nr_m_spare < SPARE_SLOT_NUM) {
709 /*
710 * not found (-1), or duplicated (-2) are invalid entries,
711 * we need to use the slot later
712 */
713 m_spare[*nr_m_spare] = m;
714 *nr_m_spare += 1;
715 }
716}
717
718static int __init
719check_slot(unsigned long mpc_new_phys, unsigned long mpc_new_length, int count)
720{
721 if (!mpc_new_phys || count <= mpc_new_length) {
722 WARN(1, "update_mptable: No spare slots (length: %x)\n", count);
723 return -1;
724 }
725
726 return 0;
727}
728#else /* CONFIG_X86_IO_APIC */
729static
730inline void __init check_irq_src(struct mpc_intsrc *m, int *nr_m_spare) {}
731#endif /* CONFIG_X86_IO_APIC */
732
733static int __init replace_intsrc_all(struct mpc_table *mpc,
734 unsigned long mpc_new_phys,
735 unsigned long mpc_new_length)
736{
737#ifdef CONFIG_X86_IO_APIC
738 int i;
739#endif
740 int count = sizeof(*mpc);
741 int nr_m_spare = 0;
742 unsigned char *mpt = ((unsigned char *)mpc) + count;
743
744 printk(KERN_INFO "mpc_length %x\n", mpc->length);
745 while (count < mpc->length) {
746 switch (*mpt) {
747 case MP_PROCESSOR:
748 skip_entry(&mpt, &count, sizeof(struct mpc_cpu));
749 break;
750 case MP_BUS:
751 skip_entry(&mpt, &count, sizeof(struct mpc_bus));
752 break;
753 case MP_IOAPIC:
754 skip_entry(&mpt, &count, sizeof(struct mpc_ioapic));
755 break;
756 case MP_INTSRC:
757 check_irq_src((struct mpc_intsrc *)mpt, &nr_m_spare);
758 skip_entry(&mpt, &count, sizeof(struct mpc_intsrc));
759 break;
760 case MP_LINTSRC:
761 skip_entry(&mpt, &count, sizeof(struct mpc_lintsrc));
762 break;
763 default:
764 /* wrong mptable */
765 smp_dump_mptable(mpc, mpt);
766 goto out;
767 }
768 }
769
770#ifdef CONFIG_X86_IO_APIC
771 for (i = 0; i < mp_irq_entries; i++) {
772 if (irq_used[i])
773 continue;
774
775 if (mp_irqs[i].irqtype != mp_INT)
776 continue;
777
778 if (mp_irqs[i].irqflag != 0x0f)
779 continue;
780
781 if (nr_m_spare > 0) {
782 apic_printk(APIC_VERBOSE, "*NEW* found\n");
783 nr_m_spare--;
784 memcpy(m_spare[nr_m_spare], &mp_irqs[i], sizeof(mp_irqs[i]));
785 m_spare[nr_m_spare] = NULL;
786 } else {
787 struct mpc_intsrc *m = (struct mpc_intsrc *)mpt;
788 count += sizeof(struct mpc_intsrc);
789 if (check_slot(mpc_new_phys, mpc_new_length, count) < 0)
790 goto out;
791 memcpy(m, &mp_irqs[i], sizeof(*m));
792 mpc->length = count;
793 mpt += sizeof(struct mpc_intsrc);
794 }
795 print_mp_irq_info(&mp_irqs[i]);
796 }
797#endif
798out:
799 /* update checksum */
800 mpc->checksum = 0;
801 mpc->checksum -= mpf_checksum((unsigned char *)mpc, mpc->length);
802
803 return 0;
804}
805
806int enable_update_mptable;
807
808static int __init update_mptable_setup(char *str)
809{
810 enable_update_mptable = 1;
811#ifdef CONFIG_PCI
812 pci_routeirq = 1;
813#endif
814 return 0;
815}
816early_param("update_mptable", update_mptable_setup);
817
818static unsigned long __initdata mpc_new_phys;
819static unsigned long mpc_new_length __initdata = 4096;
820
821/* alloc_mptable or alloc_mptable=4k */
822static int __initdata alloc_mptable;
823static int __init parse_alloc_mptable_opt(char *p)
824{
825 enable_update_mptable = 1;
826#ifdef CONFIG_PCI
827 pci_routeirq = 1;
828#endif
829 alloc_mptable = 1;
830 if (!p)
831 return 0;
832 mpc_new_length = memparse(p, &p);
833 return 0;
834}
835early_param("alloc_mptable", parse_alloc_mptable_opt);
836
837void __init early_reserve_e820_mpc_new(void)
838{
839 if (enable_update_mptable && alloc_mptable) {
840 u64 startt = 0;
841 mpc_new_phys = early_reserve_e820(startt, mpc_new_length, 4);
842 }
843}
844
845static int __init update_mp_table(void)
846{
847 char str[16];
848 char oem[10];
849 struct mpf_intel *mpf;
850 struct mpc_table *mpc, *mpc_new;
851
852 if (!enable_update_mptable)
853 return 0;
854
855 mpf = mpf_found;
856 if (!mpf)
857 return 0;
858
859 /*
860 * Now see if we need to go further.
861 */
862 if (mpf->feature1 != 0)
863 return 0;
864
865 if (!mpf->physptr)
866 return 0;
867
868 mpc = phys_to_virt(mpf->physptr);
869
870 if (!smp_check_mpc(mpc, oem, str))
871 return 0;
872
873 printk(KERN_INFO "mpf: %llx\n", (u64)virt_to_phys(mpf));
874 printk(KERN_INFO "physptr: %x\n", mpf->physptr);
875
876 if (mpc_new_phys && mpc->length > mpc_new_length) {
877 mpc_new_phys = 0;
878 printk(KERN_INFO "mpc_new_length is %ld, please use alloc_mptable=8k\n",
879 mpc_new_length);
880 }
881
882 if (!mpc_new_phys) {
883 unsigned char old, new;
884 /* check if we can change the position */
885 mpc->checksum = 0;
886 old = mpf_checksum((unsigned char *)mpc, mpc->length);
887 mpc->checksum = 0xff;
888 new = mpf_checksum((unsigned char *)mpc, mpc->length);
889 if (old == new) {
890 printk(KERN_INFO "mpc is readonly, please try alloc_mptable instead\n");
891 return 0;
892 }
893 printk(KERN_INFO "use in-position replacing\n");
894 } else {
895 mpf->physptr = mpc_new_phys;
896 mpc_new = phys_to_virt(mpc_new_phys);
897 memcpy(mpc_new, mpc, mpc->length);
898 mpc = mpc_new;
899 /* check if we can modify that */
900 if (mpc_new_phys - mpf->physptr) {
901 struct mpf_intel *mpf_new;
902 /* steal 16 bytes from [0, 1k) */
903 printk(KERN_INFO "mpf new: %x\n", 0x400 - 16);
904 mpf_new = phys_to_virt(0x400 - 16);
905 memcpy(mpf_new, mpf, 16);
906 mpf = mpf_new;
907 mpf->physptr = mpc_new_phys;
908 }
909 mpf->checksum = 0;
910 mpf->checksum -= mpf_checksum((unsigned char *)mpf, 16);
911 printk(KERN_INFO "physptr new: %x\n", mpf->physptr);
912 }
913
914 /*
915 * only replace the one with mp_INT and
916 * MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
917 * already in mp_irqs , stored by ... and mp_config_acpi_gsi,
918 * may need pci=routeirq for all coverage
919 */
920 replace_intsrc_all(mpc, mpc_new_phys, mpc_new_length);
921
922 return 0;
923}
924
925late_initcall(update_mp_table);
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Intel Multiprocessor Specification 1.1 and 1.4
4 * compliant MP-table parsing routines.
5 *
6 * (c) 1995 Alan Cox, Building #3 <alan@lxorguk.ukuu.org.uk>
7 * (c) 1998, 1999, 2000, 2009 Ingo Molnar <mingo@redhat.com>
8 * (c) 2008 Alexey Starikovskiy <astarikovskiy@suse.de>
9 */
10
11#include <linux/mm.h>
12#include <linux/init.h>
13#include <linux/delay.h>
14#include <linux/memblock.h>
15#include <linux/kernel_stat.h>
16#include <linux/mc146818rtc.h>
17#include <linux/bitops.h>
18#include <linux/acpi.h>
19#include <linux/smp.h>
20#include <linux/pci.h>
21
22#include <asm/i8259.h>
23#include <asm/io_apic.h>
24#include <asm/acpi.h>
25#include <asm/irqdomain.h>
26#include <asm/mtrr.h>
27#include <asm/mpspec.h>
28#include <asm/proto.h>
29#include <asm/bios_ebda.h>
30#include <asm/e820/api.h>
31#include <asm/setup.h>
32#include <asm/smp.h>
33
34#include <asm/apic.h>
35/*
36 * Checksum an MP configuration block.
37 */
38
39static int __init mpf_checksum(unsigned char *mp, int len)
40{
41 int sum = 0;
42
43 while (len--)
44 sum += *mp++;
45
46 return sum & 0xFF;
47}
48
49static void __init MP_processor_info(struct mpc_cpu *m)
50{
51 char *bootup_cpu = "";
52
53 if (!(m->cpuflag & CPU_ENABLED)) {
54 disabled_cpus++;
55 return;
56 }
57
58 if (m->cpuflag & CPU_BOOTPROCESSOR)
59 bootup_cpu = " (Bootup-CPU)";
60
61 pr_info("Processor #%d%s\n", m->apicid, bootup_cpu);
62 generic_processor_info(m->apicid);
63}
64
65#ifdef CONFIG_X86_IO_APIC
66static void __init mpc_oem_bus_info(struct mpc_bus *m, char *str)
67{
68 memcpy(str, m->bustype, 6);
69 str[6] = 0;
70 apic_printk(APIC_VERBOSE, "Bus #%d is %s\n", m->busid, str);
71}
72
73static void __init MP_bus_info(struct mpc_bus *m)
74{
75 char str[7];
76
77 mpc_oem_bus_info(m, str);
78
79#if MAX_MP_BUSSES < 256
80 if (m->busid >= MAX_MP_BUSSES) {
81 pr_warn("MP table busid value (%d) for bustype %s is too large, max. supported is %d\n",
82 m->busid, str, MAX_MP_BUSSES - 1);
83 return;
84 }
85#endif
86
87 set_bit(m->busid, mp_bus_not_pci);
88 if (strncmp(str, BUSTYPE_ISA, sizeof(BUSTYPE_ISA) - 1) == 0) {
89#ifdef CONFIG_EISA
90 mp_bus_id_to_type[m->busid] = MP_BUS_ISA;
91#endif
92 } else if (strncmp(str, BUSTYPE_PCI, sizeof(BUSTYPE_PCI) - 1) == 0) {
93 clear_bit(m->busid, mp_bus_not_pci);
94#ifdef CONFIG_EISA
95 mp_bus_id_to_type[m->busid] = MP_BUS_PCI;
96 } else if (strncmp(str, BUSTYPE_EISA, sizeof(BUSTYPE_EISA) - 1) == 0) {
97 mp_bus_id_to_type[m->busid] = MP_BUS_EISA;
98#endif
99 } else
100 pr_warn("Unknown bustype %s - ignoring\n", str);
101}
102
103static void __init MP_ioapic_info(struct mpc_ioapic *m)
104{
105 struct ioapic_domain_cfg cfg = {
106 .type = IOAPIC_DOMAIN_LEGACY,
107 .ops = &mp_ioapic_irqdomain_ops,
108 };
109
110 if (m->flags & MPC_APIC_USABLE)
111 mp_register_ioapic(m->apicid, m->apicaddr, gsi_top, &cfg);
112}
113
114static void __init print_mp_irq_info(struct mpc_intsrc *mp_irq)
115{
116 apic_printk(APIC_VERBOSE,
117 "Int: type %d, pol %d, trig %d, bus %02x, IRQ %02x, APIC ID %x, APIC INT %02x\n",
118 mp_irq->irqtype, mp_irq->irqflag & 3,
119 (mp_irq->irqflag >> 2) & 3, mp_irq->srcbus,
120 mp_irq->srcbusirq, mp_irq->dstapic, mp_irq->dstirq);
121}
122
123#else /* CONFIG_X86_IO_APIC */
124static inline void __init MP_bus_info(struct mpc_bus *m) {}
125static inline void __init MP_ioapic_info(struct mpc_ioapic *m) {}
126#endif /* CONFIG_X86_IO_APIC */
127
128static void __init MP_lintsrc_info(struct mpc_lintsrc *m)
129{
130 apic_printk(APIC_VERBOSE,
131 "Lint: type %d, pol %d, trig %d, bus %02x, IRQ %02x, APIC ID %x, APIC LINT %02x\n",
132 m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbusid,
133 m->srcbusirq, m->destapic, m->destapiclint);
134}
135
136/*
137 * Read/parse the MPC
138 */
139static int __init smp_check_mpc(struct mpc_table *mpc, char *oem, char *str)
140{
141
142 if (memcmp(mpc->signature, MPC_SIGNATURE, 4)) {
143 pr_err("MPTABLE: bad signature [%c%c%c%c]!\n",
144 mpc->signature[0], mpc->signature[1],
145 mpc->signature[2], mpc->signature[3]);
146 return 0;
147 }
148 if (mpf_checksum((unsigned char *)mpc, mpc->length)) {
149 pr_err("MPTABLE: checksum error!\n");
150 return 0;
151 }
152 if (mpc->spec != 0x01 && mpc->spec != 0x04) {
153 pr_err("MPTABLE: bad table version (%d)!!\n", mpc->spec);
154 return 0;
155 }
156 if (!mpc->lapic) {
157 pr_err("MPTABLE: null local APIC address!\n");
158 return 0;
159 }
160 memcpy(oem, mpc->oem, 8);
161 oem[8] = 0;
162 pr_info("MPTABLE: OEM ID: %s\n", oem);
163
164 memcpy(str, mpc->productid, 12);
165 str[12] = 0;
166
167 pr_info("MPTABLE: Product ID: %s\n", str);
168
169 pr_info("MPTABLE: APIC at: 0x%X\n", mpc->lapic);
170
171 return 1;
172}
173
174static void skip_entry(unsigned char **ptr, int *count, int size)
175{
176 *ptr += size;
177 *count += size;
178}
179
180static void __init smp_dump_mptable(struct mpc_table *mpc, unsigned char *mpt)
181{
182 pr_err("Your mptable is wrong, contact your HW vendor!\n");
183 pr_cont("type %x\n", *mpt);
184 print_hex_dump(KERN_ERR, " ", DUMP_PREFIX_ADDRESS, 16,
185 1, mpc, mpc->length, 1);
186}
187
188static int __init smp_read_mpc(struct mpc_table *mpc, unsigned early)
189{
190 char str[16];
191 char oem[10];
192
193 int count = sizeof(*mpc);
194 unsigned char *mpt = ((unsigned char *)mpc) + count;
195
196 if (!smp_check_mpc(mpc, oem, str))
197 return 0;
198
199 /* Initialize the lapic mapping */
200 if (!acpi_lapic)
201 register_lapic_address(mpc->lapic);
202
203 if (early)
204 return 1;
205
206 /* Now process the configuration blocks. */
207 while (count < mpc->length) {
208 switch (*mpt) {
209 case MP_PROCESSOR:
210 /* ACPI may have already provided this data */
211 if (!acpi_lapic)
212 MP_processor_info((struct mpc_cpu *)mpt);
213 skip_entry(&mpt, &count, sizeof(struct mpc_cpu));
214 break;
215 case MP_BUS:
216 MP_bus_info((struct mpc_bus *)mpt);
217 skip_entry(&mpt, &count, sizeof(struct mpc_bus));
218 break;
219 case MP_IOAPIC:
220 MP_ioapic_info((struct mpc_ioapic *)mpt);
221 skip_entry(&mpt, &count, sizeof(struct mpc_ioapic));
222 break;
223 case MP_INTSRC:
224 mp_save_irq((struct mpc_intsrc *)mpt);
225 skip_entry(&mpt, &count, sizeof(struct mpc_intsrc));
226 break;
227 case MP_LINTSRC:
228 MP_lintsrc_info((struct mpc_lintsrc *)mpt);
229 skip_entry(&mpt, &count, sizeof(struct mpc_lintsrc));
230 break;
231 default:
232 /* wrong mptable */
233 smp_dump_mptable(mpc, mpt);
234 count = mpc->length;
235 break;
236 }
237 }
238
239 if (!num_processors)
240 pr_err("MPTABLE: no processors registered!\n");
241 return num_processors;
242}
243
244#ifdef CONFIG_X86_IO_APIC
245
246static int __init ELCR_trigger(unsigned int irq)
247{
248 unsigned int port;
249
250 port = PIC_ELCR1 + (irq >> 3);
251 return (inb(port) >> (irq & 7)) & 1;
252}
253
254static void __init construct_default_ioirq_mptable(int mpc_default_type)
255{
256 struct mpc_intsrc intsrc;
257 int i;
258 int ELCR_fallback = 0;
259
260 intsrc.type = MP_INTSRC;
261 intsrc.irqflag = MP_IRQTRIG_DEFAULT | MP_IRQPOL_DEFAULT;
262 intsrc.srcbus = 0;
263 intsrc.dstapic = mpc_ioapic_id(0);
264
265 intsrc.irqtype = mp_INT;
266
267 /*
268 * If true, we have an ISA/PCI system with no IRQ entries
269 * in the MP table. To prevent the PCI interrupts from being set up
270 * incorrectly, we try to use the ELCR. The sanity check to see if
271 * there is good ELCR data is very simple - IRQ0, 1, 2 and 13 can
272 * never be level sensitive, so we simply see if the ELCR agrees.
273 * If it does, we assume it's valid.
274 */
275 if (mpc_default_type == 5) {
276 pr_info("ISA/PCI bus type with no IRQ information... falling back to ELCR\n");
277
278 if (ELCR_trigger(0) || ELCR_trigger(1) || ELCR_trigger(2) ||
279 ELCR_trigger(13))
280 pr_err("ELCR contains invalid data... not using ELCR\n");
281 else {
282 pr_info("Using ELCR to identify PCI interrupts\n");
283 ELCR_fallback = 1;
284 }
285 }
286
287 for (i = 0; i < 16; i++) {
288 switch (mpc_default_type) {
289 case 2:
290 if (i == 0 || i == 13)
291 continue; /* IRQ0 & IRQ13 not connected */
292 fallthrough;
293 default:
294 if (i == 2)
295 continue; /* IRQ2 is never connected */
296 }
297
298 if (ELCR_fallback) {
299 /*
300 * If the ELCR indicates a level-sensitive interrupt, we
301 * copy that information over to the MP table in the
302 * irqflag field (level sensitive, active high polarity).
303 */
304 if (ELCR_trigger(i)) {
305 intsrc.irqflag = MP_IRQTRIG_LEVEL |
306 MP_IRQPOL_ACTIVE_HIGH;
307 } else {
308 intsrc.irqflag = MP_IRQTRIG_DEFAULT |
309 MP_IRQPOL_DEFAULT;
310 }
311 }
312
313 intsrc.srcbusirq = i;
314 intsrc.dstirq = i ? i : 2; /* IRQ0 to INTIN2 */
315 mp_save_irq(&intsrc);
316 }
317
318 intsrc.irqtype = mp_ExtINT;
319 intsrc.srcbusirq = 0;
320 intsrc.dstirq = 0; /* 8259A to INTIN0 */
321 mp_save_irq(&intsrc);
322}
323
324
325static void __init construct_ioapic_table(int mpc_default_type)
326{
327 struct mpc_ioapic ioapic;
328 struct mpc_bus bus;
329
330 bus.type = MP_BUS;
331 bus.busid = 0;
332 switch (mpc_default_type) {
333 default:
334 pr_err("???\nUnknown standard configuration %d\n",
335 mpc_default_type);
336 fallthrough;
337 case 1:
338 case 5:
339 memcpy(bus.bustype, "ISA ", 6);
340 break;
341 case 2:
342 case 6:
343 case 3:
344 memcpy(bus.bustype, "EISA ", 6);
345 break;
346 }
347 MP_bus_info(&bus);
348 if (mpc_default_type > 4) {
349 bus.busid = 1;
350 memcpy(bus.bustype, "PCI ", 6);
351 MP_bus_info(&bus);
352 }
353
354 ioapic.type = MP_IOAPIC;
355 ioapic.apicid = 2;
356 ioapic.apicver = mpc_default_type > 4 ? 0x10 : 0x01;
357 ioapic.flags = MPC_APIC_USABLE;
358 ioapic.apicaddr = IO_APIC_DEFAULT_PHYS_BASE;
359 MP_ioapic_info(&ioapic);
360
361 /*
362 * We set up most of the low 16 IO-APIC pins according to MPS rules.
363 */
364 construct_default_ioirq_mptable(mpc_default_type);
365}
366#else
367static inline void __init construct_ioapic_table(int mpc_default_type) { }
368#endif
369
370static inline void __init construct_default_ISA_mptable(int mpc_default_type)
371{
372 struct mpc_cpu processor;
373 struct mpc_lintsrc lintsrc;
374 int linttypes[2] = { mp_ExtINT, mp_NMI };
375 int i;
376
377 /*
378 * 2 CPUs, numbered 0 & 1.
379 */
380 processor.type = MP_PROCESSOR;
381 /* Either an integrated APIC or a discrete 82489DX. */
382 processor.apicver = mpc_default_type > 4 ? 0x10 : 0x01;
383 processor.cpuflag = CPU_ENABLED;
384 processor.cpufeature = (boot_cpu_data.x86 << 8) |
385 (boot_cpu_data.x86_model << 4) | boot_cpu_data.x86_stepping;
386 processor.featureflag = boot_cpu_data.x86_capability[CPUID_1_EDX];
387 processor.reserved[0] = 0;
388 processor.reserved[1] = 0;
389 for (i = 0; i < 2; i++) {
390 processor.apicid = i;
391 MP_processor_info(&processor);
392 }
393
394 construct_ioapic_table(mpc_default_type);
395
396 lintsrc.type = MP_LINTSRC;
397 lintsrc.irqflag = MP_IRQTRIG_DEFAULT | MP_IRQPOL_DEFAULT;
398 lintsrc.srcbusid = 0;
399 lintsrc.srcbusirq = 0;
400 lintsrc.destapic = MP_APIC_ALL;
401 for (i = 0; i < 2; i++) {
402 lintsrc.irqtype = linttypes[i];
403 lintsrc.destapiclint = i;
404 MP_lintsrc_info(&lintsrc);
405 }
406}
407
408static unsigned long mpf_base;
409static bool mpf_found;
410
411static unsigned long __init get_mpc_size(unsigned long physptr)
412{
413 struct mpc_table *mpc;
414 unsigned long size;
415
416 mpc = early_memremap(physptr, PAGE_SIZE);
417 size = mpc->length;
418 early_memunmap(mpc, PAGE_SIZE);
419 apic_printk(APIC_VERBOSE, " mpc: %lx-%lx\n", physptr, physptr + size);
420
421 return size;
422}
423
424static int __init check_physptr(struct mpf_intel *mpf, unsigned int early)
425{
426 struct mpc_table *mpc;
427 unsigned long size;
428
429 size = get_mpc_size(mpf->physptr);
430 mpc = early_memremap(mpf->physptr, size);
431
432 /*
433 * Read the physical hardware table. Anything here will
434 * override the defaults.
435 */
436 if (!smp_read_mpc(mpc, early)) {
437#ifdef CONFIG_X86_LOCAL_APIC
438 smp_found_config = 0;
439#endif
440 pr_err("BIOS bug, MP table errors detected!...\n");
441 pr_cont("... disabling SMP support. (tell your hw vendor)\n");
442 early_memunmap(mpc, size);
443 return -1;
444 }
445 early_memunmap(mpc, size);
446
447 if (early)
448 return -1;
449
450#ifdef CONFIG_X86_IO_APIC
451 /*
452 * If there are no explicit MP IRQ entries, then we are
453 * broken. We set up most of the low 16 IO-APIC pins to
454 * ISA defaults and hope it will work.
455 */
456 if (!mp_irq_entries) {
457 struct mpc_bus bus;
458
459 pr_err("BIOS bug, no explicit IRQ entries, using default mptable. (tell your hw vendor)\n");
460
461 bus.type = MP_BUS;
462 bus.busid = 0;
463 memcpy(bus.bustype, "ISA ", 6);
464 MP_bus_info(&bus);
465
466 construct_default_ioirq_mptable(0);
467 }
468#endif
469
470 return 0;
471}
472
473/*
474 * Scan the memory blocks for an SMP configuration block.
475 */
476void __init default_get_smp_config(unsigned int early)
477{
478 struct mpf_intel *mpf;
479
480 if (!smp_found_config)
481 return;
482
483 if (!mpf_found)
484 return;
485
486 if (acpi_lapic && early)
487 return;
488
489 /*
490 * MPS doesn't support hyperthreading, aka only have
491 * thread 0 apic id in MPS table
492 */
493 if (acpi_lapic && acpi_ioapic)
494 return;
495
496 mpf = early_memremap(mpf_base, sizeof(*mpf));
497 if (!mpf) {
498 pr_err("MPTABLE: error mapping MP table\n");
499 return;
500 }
501
502 pr_info("Intel MultiProcessor Specification v1.%d\n",
503 mpf->specification);
504#if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32)
505 if (mpf->feature2 & (1 << 7)) {
506 pr_info(" IMCR and PIC compatibility mode.\n");
507 pic_mode = 1;
508 } else {
509 pr_info(" Virtual Wire compatibility mode.\n");
510 pic_mode = 0;
511 }
512#endif
513 /*
514 * Now see if we need to read further.
515 */
516 if (mpf->feature1) {
517 if (early) {
518 /* Local APIC has default address */
519 register_lapic_address(APIC_DEFAULT_PHYS_BASE);
520 goto out;
521 }
522
523 pr_info("Default MP configuration #%d\n", mpf->feature1);
524 construct_default_ISA_mptable(mpf->feature1);
525
526 } else if (mpf->physptr) {
527 if (check_physptr(mpf, early))
528 goto out;
529 } else
530 BUG();
531
532 if (!early)
533 pr_info("Processors: %d\n", num_processors);
534 /*
535 * Only use the first configuration found.
536 */
537out:
538 early_memunmap(mpf, sizeof(*mpf));
539}
540
541static void __init smp_reserve_memory(struct mpf_intel *mpf)
542{
543 memblock_reserve(mpf->physptr, get_mpc_size(mpf->physptr));
544}
545
546static int __init smp_scan_config(unsigned long base, unsigned long length)
547{
548 unsigned int *bp;
549 struct mpf_intel *mpf;
550 int ret = 0;
551
552 apic_printk(APIC_VERBOSE, "Scan for SMP in [mem %#010lx-%#010lx]\n",
553 base, base + length - 1);
554 BUILD_BUG_ON(sizeof(*mpf) != 16);
555
556 while (length > 0) {
557 bp = early_memremap(base, length);
558 mpf = (struct mpf_intel *)bp;
559 if ((*bp == SMP_MAGIC_IDENT) &&
560 (mpf->length == 1) &&
561 !mpf_checksum((unsigned char *)bp, 16) &&
562 ((mpf->specification == 1)
563 || (mpf->specification == 4))) {
564#ifdef CONFIG_X86_LOCAL_APIC
565 smp_found_config = 1;
566#endif
567 mpf_base = base;
568 mpf_found = true;
569
570 pr_info("found SMP MP-table at [mem %#010lx-%#010lx]\n",
571 base, base + sizeof(*mpf) - 1);
572
573 memblock_reserve(base, sizeof(*mpf));
574 if (mpf->physptr)
575 smp_reserve_memory(mpf);
576
577 ret = 1;
578 }
579 early_memunmap(bp, length);
580
581 if (ret)
582 break;
583
584 base += 16;
585 length -= 16;
586 }
587 return ret;
588}
589
590void __init default_find_smp_config(void)
591{
592 unsigned int address;
593
594 /*
595 * FIXME: Linux assumes you have 640K of base ram..
596 * this continues the error...
597 *
598 * 1) Scan the bottom 1K for a signature
599 * 2) Scan the top 1K of base RAM
600 * 3) Scan the 64K of bios
601 */
602 if (smp_scan_config(0x0, 0x400) ||
603 smp_scan_config(639 * 0x400, 0x400) ||
604 smp_scan_config(0xF0000, 0x10000))
605 return;
606 /*
607 * If it is an SMP machine we should know now, unless the
608 * configuration is in an EISA bus machine with an
609 * extended bios data area.
610 *
611 * there is a real-mode segmented pointer pointing to the
612 * 4K EBDA area at 0x40E, calculate and scan it here.
613 *
614 * NOTE! There are Linux loaders that will corrupt the EBDA
615 * area, and as such this kind of SMP config may be less
616 * trustworthy, simply because the SMP table may have been
617 * stomped on during early boot. These loaders are buggy and
618 * should be fixed.
619 *
620 * MP1.4 SPEC states to only scan first 1K of 4K EBDA.
621 */
622
623 address = get_bios_ebda();
624 if (address)
625 smp_scan_config(address, 0x400);
626}
627
628#ifdef CONFIG_X86_IO_APIC
629static u8 __initdata irq_used[MAX_IRQ_SOURCES];
630
631static int __init get_MP_intsrc_index(struct mpc_intsrc *m)
632{
633 int i;
634
635 if (m->irqtype != mp_INT)
636 return 0;
637
638 if (m->irqflag != (MP_IRQTRIG_LEVEL | MP_IRQPOL_ACTIVE_LOW))
639 return 0;
640
641 /* not legacy */
642
643 for (i = 0; i < mp_irq_entries; i++) {
644 if (mp_irqs[i].irqtype != mp_INT)
645 continue;
646
647 if (mp_irqs[i].irqflag != (MP_IRQTRIG_LEVEL |
648 MP_IRQPOL_ACTIVE_LOW))
649 continue;
650
651 if (mp_irqs[i].srcbus != m->srcbus)
652 continue;
653 if (mp_irqs[i].srcbusirq != m->srcbusirq)
654 continue;
655 if (irq_used[i]) {
656 /* already claimed */
657 return -2;
658 }
659 irq_used[i] = 1;
660 return i;
661 }
662
663 /* not found */
664 return -1;
665}
666
667#define SPARE_SLOT_NUM 20
668
669static struct mpc_intsrc __initdata *m_spare[SPARE_SLOT_NUM];
670
671static void __init check_irq_src(struct mpc_intsrc *m, int *nr_m_spare)
672{
673 int i;
674
675 apic_printk(APIC_VERBOSE, "OLD ");
676 print_mp_irq_info(m);
677
678 i = get_MP_intsrc_index(m);
679 if (i > 0) {
680 memcpy(m, &mp_irqs[i], sizeof(*m));
681 apic_printk(APIC_VERBOSE, "NEW ");
682 print_mp_irq_info(&mp_irqs[i]);
683 return;
684 }
685 if (!i) {
686 /* legacy, do nothing */
687 return;
688 }
689 if (*nr_m_spare < SPARE_SLOT_NUM) {
690 /*
691 * not found (-1), or duplicated (-2) are invalid entries,
692 * we need to use the slot later
693 */
694 m_spare[*nr_m_spare] = m;
695 *nr_m_spare += 1;
696 }
697}
698
699static int __init
700check_slot(unsigned long mpc_new_phys, unsigned long mpc_new_length, int count)
701{
702 if (!mpc_new_phys || count <= mpc_new_length) {
703 WARN(1, "update_mptable: No spare slots (length: %x)\n", count);
704 return -1;
705 }
706
707 return 0;
708}
709#else /* CONFIG_X86_IO_APIC */
710static
711inline void __init check_irq_src(struct mpc_intsrc *m, int *nr_m_spare) {}
712#endif /* CONFIG_X86_IO_APIC */
713
714static int __init replace_intsrc_all(struct mpc_table *mpc,
715 unsigned long mpc_new_phys,
716 unsigned long mpc_new_length)
717{
718#ifdef CONFIG_X86_IO_APIC
719 int i;
720#endif
721 int count = sizeof(*mpc);
722 int nr_m_spare = 0;
723 unsigned char *mpt = ((unsigned char *)mpc) + count;
724
725 pr_info("mpc_length %x\n", mpc->length);
726 while (count < mpc->length) {
727 switch (*mpt) {
728 case MP_PROCESSOR:
729 skip_entry(&mpt, &count, sizeof(struct mpc_cpu));
730 break;
731 case MP_BUS:
732 skip_entry(&mpt, &count, sizeof(struct mpc_bus));
733 break;
734 case MP_IOAPIC:
735 skip_entry(&mpt, &count, sizeof(struct mpc_ioapic));
736 break;
737 case MP_INTSRC:
738 check_irq_src((struct mpc_intsrc *)mpt, &nr_m_spare);
739 skip_entry(&mpt, &count, sizeof(struct mpc_intsrc));
740 break;
741 case MP_LINTSRC:
742 skip_entry(&mpt, &count, sizeof(struct mpc_lintsrc));
743 break;
744 default:
745 /* wrong mptable */
746 smp_dump_mptable(mpc, mpt);
747 goto out;
748 }
749 }
750
751#ifdef CONFIG_X86_IO_APIC
752 for (i = 0; i < mp_irq_entries; i++) {
753 if (irq_used[i])
754 continue;
755
756 if (mp_irqs[i].irqtype != mp_INT)
757 continue;
758
759 if (mp_irqs[i].irqflag != (MP_IRQTRIG_LEVEL |
760 MP_IRQPOL_ACTIVE_LOW))
761 continue;
762
763 if (nr_m_spare > 0) {
764 apic_printk(APIC_VERBOSE, "*NEW* found\n");
765 nr_m_spare--;
766 memcpy(m_spare[nr_m_spare], &mp_irqs[i], sizeof(mp_irqs[i]));
767 m_spare[nr_m_spare] = NULL;
768 } else {
769 struct mpc_intsrc *m = (struct mpc_intsrc *)mpt;
770 count += sizeof(struct mpc_intsrc);
771 if (check_slot(mpc_new_phys, mpc_new_length, count) < 0)
772 goto out;
773 memcpy(m, &mp_irqs[i], sizeof(*m));
774 mpc->length = count;
775 mpt += sizeof(struct mpc_intsrc);
776 }
777 print_mp_irq_info(&mp_irqs[i]);
778 }
779#endif
780out:
781 /* update checksum */
782 mpc->checksum = 0;
783 mpc->checksum -= mpf_checksum((unsigned char *)mpc, mpc->length);
784
785 return 0;
786}
787
788int enable_update_mptable;
789
790static int __init update_mptable_setup(char *str)
791{
792 enable_update_mptable = 1;
793#ifdef CONFIG_PCI
794 pci_routeirq = 1;
795#endif
796 return 0;
797}
798early_param("update_mptable", update_mptable_setup);
799
800static unsigned long __initdata mpc_new_phys;
801static unsigned long mpc_new_length __initdata = 4096;
802
803/* alloc_mptable or alloc_mptable=4k */
804static int __initdata alloc_mptable;
805static int __init parse_alloc_mptable_opt(char *p)
806{
807 enable_update_mptable = 1;
808#ifdef CONFIG_PCI
809 pci_routeirq = 1;
810#endif
811 alloc_mptable = 1;
812 if (!p)
813 return 0;
814 mpc_new_length = memparse(p, &p);
815 return 0;
816}
817early_param("alloc_mptable", parse_alloc_mptable_opt);
818
819void __init e820__memblock_alloc_reserved_mpc_new(void)
820{
821 if (enable_update_mptable && alloc_mptable)
822 mpc_new_phys = e820__memblock_alloc_reserved(mpc_new_length, 4);
823}
824
825static int __init update_mp_table(void)
826{
827 char str[16];
828 char oem[10];
829 struct mpf_intel *mpf;
830 struct mpc_table *mpc, *mpc_new;
831 unsigned long size;
832
833 if (!enable_update_mptable)
834 return 0;
835
836 if (!mpf_found)
837 return 0;
838
839 mpf = early_memremap(mpf_base, sizeof(*mpf));
840 if (!mpf) {
841 pr_err("MPTABLE: mpf early_memremap() failed\n");
842 return 0;
843 }
844
845 /*
846 * Now see if we need to go further.
847 */
848 if (mpf->feature1)
849 goto do_unmap_mpf;
850
851 if (!mpf->physptr)
852 goto do_unmap_mpf;
853
854 size = get_mpc_size(mpf->physptr);
855 mpc = early_memremap(mpf->physptr, size);
856 if (!mpc) {
857 pr_err("MPTABLE: mpc early_memremap() failed\n");
858 goto do_unmap_mpf;
859 }
860
861 if (!smp_check_mpc(mpc, oem, str))
862 goto do_unmap_mpc;
863
864 pr_info("mpf: %llx\n", (u64)mpf_base);
865 pr_info("physptr: %x\n", mpf->physptr);
866
867 if (mpc_new_phys && mpc->length > mpc_new_length) {
868 mpc_new_phys = 0;
869 pr_info("mpc_new_length is %ld, please use alloc_mptable=8k\n",
870 mpc_new_length);
871 }
872
873 if (!mpc_new_phys) {
874 unsigned char old, new;
875 /* check if we can change the position */
876 mpc->checksum = 0;
877 old = mpf_checksum((unsigned char *)mpc, mpc->length);
878 mpc->checksum = 0xff;
879 new = mpf_checksum((unsigned char *)mpc, mpc->length);
880 if (old == new) {
881 pr_info("mpc is readonly, please try alloc_mptable instead\n");
882 goto do_unmap_mpc;
883 }
884 pr_info("use in-position replacing\n");
885 } else {
886 mpc_new = early_memremap(mpc_new_phys, mpc_new_length);
887 if (!mpc_new) {
888 pr_err("MPTABLE: new mpc early_memremap() failed\n");
889 goto do_unmap_mpc;
890 }
891 mpf->physptr = mpc_new_phys;
892 memcpy(mpc_new, mpc, mpc->length);
893 early_memunmap(mpc, size);
894 mpc = mpc_new;
895 size = mpc_new_length;
896 /* check if we can modify that */
897 if (mpc_new_phys - mpf->physptr) {
898 struct mpf_intel *mpf_new;
899 /* steal 16 bytes from [0, 1k) */
900 mpf_new = early_memremap(0x400 - 16, sizeof(*mpf_new));
901 if (!mpf_new) {
902 pr_err("MPTABLE: new mpf early_memremap() failed\n");
903 goto do_unmap_mpc;
904 }
905 pr_info("mpf new: %x\n", 0x400 - 16);
906 memcpy(mpf_new, mpf, 16);
907 early_memunmap(mpf, sizeof(*mpf));
908 mpf = mpf_new;
909 mpf->physptr = mpc_new_phys;
910 }
911 mpf->checksum = 0;
912 mpf->checksum -= mpf_checksum((unsigned char *)mpf, 16);
913 pr_info("physptr new: %x\n", mpf->physptr);
914 }
915
916 /*
917 * only replace the one with mp_INT and
918 * MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
919 * already in mp_irqs , stored by ... and mp_config_acpi_gsi,
920 * may need pci=routeirq for all coverage
921 */
922 replace_intsrc_all(mpc, mpc_new_phys, mpc_new_length);
923
924do_unmap_mpc:
925 early_memunmap(mpc, size);
926
927do_unmap_mpf:
928 early_memunmap(mpf, sizeof(*mpf));
929
930 return 0;
931}
932
933late_initcall(update_mp_table);